Applications of adaptive computing systems for signal processing challenges

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn 2003-January, Issue , 2003, Pages 465-470

  Schott, B ^a   Bellows, P ^a   French, M ^a   Parker, R ^a  

^a UNIVERSITY OF SOUTHERN CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; COMPUTER DEBUGGING; HARDWARE; PROGRAM DEBUGGING; REAL TIME SYSTEMS; RECONFIGURABLE HARDWARE;

ADAPTIVE COMPUTING SYSTEMS; CUSTOM HARDWARES; DEDICATED HARDWARE; NATURE OF THE TECHNOLOGIES; REAL-TIME APPLICATION; REAL-WORLD SYSTEM; SIGNAL PROCESSING APPLICATIONS; THREE GENERATIONS;

SIGNAL PROCESSING;

EID: 18644383962     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2003.1195061     Document Type: Conference Paper

References (18)

1. J.M. Arnold, D.A. Buell, and W.J. Kleinfelder, Splash 2 FPGAs in a Custom Computing Machine, IEEE Computer Society Press, Los Alamitos, California, 1996.
2. J.M. Arnold et al., The Splash 2 Processor and Applications, Proceedings of International Conference on Computer Design, CS Press, Los Alamitos, CA, 1993.
3. L. Moll and M. Shand, Systems performance measure ment on PCI Pamette, Proceedings of IEEE Symposium on Field-Programmable Custom Computing Machines, (FCCM'97), April 1997.
4. M. Jones, et al., Implementing an API for Distributed Adaptive Computing Systems, IEEE Proceedings FCCM'99, Napa, CA, April 1999.
5. CSPI Inc., M2641 Multicomputer Data Sheet, 1999, http://www.cspi.com/multicomputer/index.htm.
6. Xilinx Inc., Virtex Data Sheet, 2002, http://www.xilinx.com/literature/index.htm.
7. Xilinx Inc., Virtex-II Data Sheet, 2002, http://www.xilinx.com/literature/index.htm.
8. Atlantic Coast Telesys, CoreTech Division, 2002, http://www.actcsd.com/CoreTech
9. S. Hemmert and B. Hutchings, An Application-Specific Compiler for High-Speed Binary Image Morphology, Proceedings of IEEE FCCM'01, Napa, CA, 2001.
10. M. J. Wirthlin, S. Morrison, P. Graham and B. Bray, Improving Performance and Efficiency of an Adaptive Amplification Operation Using Configurable Hardware, Proceedings of IEEE FCCM'00, Napa, CA, 2000.
11. P. Graham and B. Nelson, FPGA-Based SONAR Processing, Proceedings of FPGA'98, Monterey, CA, 1998.
12. B. Hutchings, B. Nelson, GIGA OP DSP on FPGA, Proceedings ICASSP 2001, Salt Lake City, UT, 2001.
13. B. Nelson, Configurable Computing and SONAR Processing - Architectures and Implementations, Proceedings ASILOMAR 2001.
14. J. Arrowood, K. McCabe, K. Ruud, and M. Dunham, An Economical 40 MHz Universal Software Radio Using a Hybrid Approach, Proceedings High Performance Embedded Computing Workshop, Boston, MA, 2000.
15. D. Lavenier, J. Theiler, J. Szymanski, M. Gokhale, and J. Frigo, FPGA Implementation of the Pixel Purity Index Algorithm, SPIE 2000, Nov. 2000.
16. M. Leeser, et al., Applying Reconfigurable Hardware to the Analysis of Multispectral and Hyperspectral Imagery, SPIE 2001.
17. R. Riley, and N. Manukian, Atmospheric correction of hyperspectral imagery by statistical spectral smoothing. Image and Signal Processing for Remote Sensing VII, S. B. Serpico, Editor, Proceedings of SPIE Vol. 4541 (2002).
18. J. Jean, X. Liang, B. Drozd, and K. Tomko, Accelerating an IR Automatic Target Recognition Application with FPGAs, Proceedings of IEEE FCCM'99, April 1999.