-
1
-
-
0036948939
-
Circuit-level techniques to control gate leakage for sub-100 nm CMOS
-
Aug.
-
F. Hamzaoglu and M. R. Stan, "Circuit-Level Techniques to Control Gate Leakage for Sub-100 nm CMOS," in Proc. of ACM/IEEE ISLPED, pp. 60-63, Aug. 2002.
-
(2002)
Proc. of ACM/IEEE ISLPED
, pp. 60-63
-
-
Hamzaoglu, F.1
Stan, M.R.2
-
2
-
-
0033743212
-
Fundamental limit of gate oxide thickness scaling in advanced MOSFETs
-
May
-
M. Hirose et al., "Fundamental Limit of Gate Oxide Thickness Scaling in Advanced MOSFETs," Semiconductor Science and Technology, vol. 15(5), pp. 485-490, May 2000.
-
(2000)
Semiconductor Science and Technology
, vol.15
, Issue.5
, pp. 485-490
-
-
Hirose, M.1
-
3
-
-
0030697754
-
Transistor sizing issues and tool for multi-threshold CMOS technology
-
Jun.
-
J. Kao et al., "Transistor Sizing Issues and Tool for Multi-Threshold CMOS Technology," in Proc. of ACM/IEEE DAC, pp. 409-414, Jun. 1997.
-
(1997)
Proc. of ACM/IEEE DAC
, pp. 409-414
-
-
Kao, J.1
-
4
-
-
0042635859
-
Static leakage reduction through simultaneous threshold voltage and state assignment
-
Jun.
-
D. Lee and D. Blaauw, "Static Leakage Reduction through Simultaneous Threshold Voltage and State Assignment," in Proc. of ACM/IEEE DAC, pp. 191-194, Jun. 2003.
-
(2003)
Proc. of ACM/IEEE DAC
, pp. 191-194
-
-
Lee, D.1
Blaauw, D.2
-
5
-
-
0031655062
-
A sub-0.1 μm circuit design with substrate-over-biasing
-
Feb.
-
Y. Oowaki et al., "A sub-0.1 μm Circuit Design with Substrate-Over-Biasing," in IEEE ISSCC Dig. of Tech. Papers, pp. 88-89, Feb. 1998.
-
(1998)
IEEE ISSCC Dig. of Tech. Papers
, pp. 88-89
-
-
Oowaki, Y.1
-
6
-
-
33750599396
-
Leakage issues in IC design: Trends, estimation, and avoidance
-
Tutorial at the, Nov.
-
S. Narendra et al., "Leakage Issues in IC design: Trends, Estimation, and Avoidance." Tutorial at the IEEE/ACM ICCAD, Nov. 2003.
-
(2003)
IEEE/ACM ICCAD
-
-
Narendra, S.1
-
8
-
-
0030104676
-
Reducing power dissipation in CMOS circuits by signal probability based transistor reordering
-
Mar.
-
R. Hossain et al., "Reducing Power Dissipation in CMOS Circuits by Signal Probability Based Transistor Reordering," IEEE Trans. on Computer-Aided Design of Integrated Circuits and System, vol. 15(3), pp. 361-368, Mar. 1996.
-
(1996)
IEEE Trans. on Computer-aided Design of Integrated Circuits and System
, vol.15
, Issue.3
, pp. 361-368
-
-
Hossain, R.1
-
9
-
-
0029734958
-
Optimizing CMOS circuits for low power using transistor reordering
-
Mar.
-
E. Musoll and J. Cortadella, "Optimizing CMOS Circuits for Low Power using Transistor Reordering," in Proc. of ED&TC, pp. 219-223, Mar. 1996.
-
(1996)
Proc. of ED&TC
, pp. 219-223
-
-
Musoll, E.1
Cortadella, J.2
-
10
-
-
17644362225
-
Circuit optimization for minimization of power consumption under delay constraint
-
Jan.
-
S. C. Prasad and K. Roy, "Circuit Optimization for Minimization of Power Consumption under Delay Constraint," in Proc. of International VLSI Design Conference, pp. 305-309, Jan. 1995.
-
(1995)
Proc. of International VLSI Design Conference
, pp. 305-309
-
-
Prasad, S.C.1
Roy, K.2
-
11
-
-
0041589378
-
Analysis and minimization techniques for total leakage considering gate oxide leakage
-
Jun.
-
D. Lee et al., "Analysis and Minimization Techniques for Total Leakage Considering Gate Oxide Leakage," in Proc. of ACM/IEEE DAC, pp. 175-180, Jun. 2003.
-
(2003)
Proc. of ACM/IEEE DAC
, pp. 175-180
-
-
Lee, D.1
-
13
-
-
0035424789
-
A circuit-level perspective of the optimum gate oxide thickness
-
Aug.
-
K. A. Bowman et al., "A Circuit-Level Perspective of the Optimum Gate Oxide Thickness," IEEE Trans. on Electron Devices, vol. 48(8), pp. 1800-1810, Aug. 2001.
-
(2001)
IEEE Trans. on Electron Devices
, vol.48
, Issue.8
, pp. 1800-1810
-
-
Bowman, K.A.1
-
14
-
-
0022231945
-
TILOS: A posynomial programming approach to transistor sizing
-
Nov.
-
J. Fishburn and A. Dunlop, "TILOS: A Posynomial Programming Approach to Transistor Sizing," in Proc. of ACM/IEEE ICCAD, pp. 326-328, Nov. 1985.
-
(1985)
Proc. of ACM/IEEE ICCAD
, pp. 326-328
-
-
Fishburn, J.1
Dunlop, A.2
-
15
-
-
0002609165
-
A neutral netlist of 10 combinatorial benchmark circuits
-
Jun.
-
F. Brglez and H. Fujiwara, "A Neutral Netlist of 10 Combinatorial Benchmark Circuits," in Proc. of ISCAS, pp. 695-698, Jun. 1985.
-
(1985)
Proc. of ISCAS
, pp. 695-698
-
-
Brglez, F.1
Fujiwara, H.2
-
16
-
-
0003934798
-
SIS: A system for sequential circuit synthesis
-
Electronics Research Laboratory, Dept. of EECS, University of California, Berkeley, May
-
E. M. Sentovich et al., "SIS: A System for Sequential Circuit Synthesis," Tech. Rep. UCB/ERL M92/41, Electronics Research Laboratory, Dept. of EECS, University of California, Berkeley, May 1992.
-
(1992)
Tech. Rep.
, vol.UCB-ERL M92-41
-
-
Sentovich, E.M.1
-
18
-
-
0003252889
-
Challenges and opportunities for design innovations in nanometer technologies
-
Dec.
-
J. Cong, "Challenges and Opportunities for Design Innovations in Nanometer Technologies," in SRC Design Sciences Concept Paper, Dec. 1997.
-
(1997)
SRC Design Sciences Concept Paper
-
-
Cong, J.1
-
19
-
-
14244267091
-
-
Device Group at UC Berkeley, "Berkeley Predictive Technology Model," 2002. Available at http://www-device.eecs.berkeley.edu/~ptm/.
-
(2002)
Berkeley Predictive Technology Model
-
-
|