Proactive Design for Manufacturing (DFM) for nanometer SoC designs

Proceedings of the Custom Integrated Circuits Conference

Volumn , Issue , 2004, Pages 309-316

  Guardiani, Carlo ^a   Dragone, Nicola ^a   McNamara, Patrick ^a  

^a PDF SOLUTIONS INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DESIGN FOR MANUFACTURABILITY (DFM); ELECTRONIC DESIGN AUTOMATION (EDA); RANDOM MECHANISM LIMITED YIELD (RMY); SYSTEMATIC MECHANISM LIMITED YIELD (SMLY);

DATABASE SYSTEMS; INTEGRATED CIRCUIT LAYOUT; INTEGRATED CIRCUIT MANUFACTURE; LITHOGRAPHY; MATHEMATICAL MODELS; MOSFET DEVICES; ROM; STATIC RANDOM ACCESS STORAGE;

INTEGRATED CIRCUITS;

EID: 17044378430     PISSN: 08865930     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (22)

1. "The international technology roadmap for semiconductors: 2003"; http://public.itrs.net/Files/2003ITRS/Home2003.htm
2. J. A. Davis et al, "Interconnect limits on gigascale integration (GSI) in the 21st century"; Proceedings of the IEEE, Volume: 89, Issue: 3, Mar 2001, pages: 305-324
3. S. Saxena et al, "Tests Structures and Analysis Techniques for Estimation of the Impact of Layout on MOSFET Performance and Variability", ICMTS 2004
4. C. Hess, L. Weiland, "Determination of Defect Size Distributions Based on Electrical Measurements at a Novel Harp Test Structure"; Proc. IEEE 1997 Int. Conference on Microelectronic Test Stuctures, Vol.10, March 1997
5. C. Hess et al, "Passive Multiplexer Test Structure for Fast and Accurate Contact and Via Fail Rate Evaluation", ICMTS 2002
6. K. Doong et al, "Addressable Failure Site Test Structures (AFS-TS) for CMOS Processes: Design Guidelines, Fault Simulation, and Implementation", IEEE Trans. on Semiconductor Manufacturing, Vol. 14, Nov. 2001
7. M. Quarantelli et al, "Characterization and Modeling of MOSFET Mismatch of a Deep Submicron Technology", ICMTS 2003
8. G. E. P. Box, N. R. Draper, "Empirical Model-Building and Response Surfaces", New York, Wiley, 1987
9. M. Sengupta, S. Saxena, L. Daldoss, G. Kramer, S. Minehane, J. Cheng, "Application Specific Worst Case Corners using Response Surfaces and Statistical Models", ISQED 2004
10. R. Myers, D. Montgomery, "Response Surface Methodology - Process and Product Optimization Using Designed Experiments", New York, Wiley, 2002
11. W. Lukaszek, W. Yarbrough, T. Walker, J. Meindl, "CMOS Test Chip Design for Process Problem Debugging and Yield Prediction Experiments", Solid State Technology, pp. 87-92, March 1986
12. J. Orbon et al, "Integrated electrical and SEM based defect characterization for rapid yield ramp", SPIE 2004
13. C. H. Stapper, "LSI Yield Modeling and Process Monitoring", IBM Journal of Research and Development, Vol. 20, No.3, 1976
14. Peter Van Zant, "Microchip Fabrication - Fourth Edition", New York, McGraw Hill, 2000
15. C. H. Stapper, "Modeling of Integrated Circuit Defect Sensitivites", IBM J. Res. Develop., Vol. 27, No. 6, November, 1983
16. C. H. Stapper, "The effects of wafer to wafer defect density variations on integrated circuit defect and fault distributions", IBM J. Res. Develop., Vol. 29, No. 1, January 1985
17. PDF Solutions, Inc., "Yield Ramp Simulator User Manual v3.1", Copyright 2001-2003
18. A. Nardi; A. Sangiovanni-Vincentelli, "Synthesis for manufacturability: a sanity check", IEEE Design And Test in Europe - DATE 2004, Feb. 2004.
19. N. Dragone et al, "Integrated circuit design to optimize manufacturability", US Patent pending, 2003
20. rd Addition", Prentice Hall, 1994
21. J. Horgan, "TEST & ATE - Cost of Test", http://www.edacafe.com/magazine/
22. D. Hamling, "ATE Solutions For The Global Semiconductor Industry", Fabless Forum, Vol. 11, No. 1, Fabless Semiconductor Association, March 2004