A Hybrid Fault Injection Approach Based on Simulation and Emulation Co-operation

Proceedings of the International Conference on Dependable Systems and Networks

Volumn , Issue , 2003, Pages 479-488

  Ejlali, Alireza ^a   Miremadi, Seyed Ghassem ^a   Zarandi, Hamidreza ^a   Asadi, Ghazanfar ^a   Sarmadi, Siavash Bayat ^a  

^a SHARIF UNIVERSITY OF TECHNOLOGY   (Iran)

Author keywords

[No Author keywords available]

Indexed keywords

EMULATION COOPERATION; FAULT INJECTION TOOL;

COMPUTER AIDED SOFTWARE ENGINEERING; COMPUTER HARDWARE; COMPUTER PROGRAMMING LANGUAGES; COMPUTER SIMULATION; ERROR ANALYSIS; FIELD PROGRAMMABLE GATE ARRAYS; FLIP FLOP CIRCUITS; HYBRID COMPUTERS; SPEED; SYSTEMS ANALYSIS;

FAULT TOLERANT COMPUTER SYSTEMS;

EID: 1542359984     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSN.2003.1209958     Document Type: Conference Paper

References (39)

1. M. Abramovici, M.A. Breuer, and A.D. Friedman, Digital Systems Testing and Testable Design, Revised edition, IEEE Press, 1995.
2. J. Aidemark, J. Vinter, P. Folkesson, and J. Karlsson, "GOOFI: Generic Object-Oriented Fault Injection Tool", in Proc. Int'l Conf. Dependable Systems and Networks, 2001, pp. 83-88.
3. J. Arlat, M. Aguera, L. Amat, Y. Crouzet, J.C. Fabre, J.C. Laprie, E. Martins, D. Powell, "Fault injection for dependability validation: a methodology and some applications", IEEE Trans. Software Engineering, vol. 16, no. 2, 1990, pp. 166-182.
4. J. Arlat, J.C. Fabre, M. Rodriguez and F. Salles, "Dependability of COTS Microkernel-Based Systems", IEEE Trans. Computers, vol. 51, no. 2, 2002, pp. 138-163.
5. J.R. Armstrong, F.S. Lam and P.C. Ward, "Test Generation and Fault Simulation for Behavioral Models", in Performance and Fault Modeling with VHDL, Prentice-Hall, 1992, pp.240-303.
6. G. Asadi, S.G. Miremadi, S. Bayat Sarmadi, and A. Ejlali, "Speeding up Design Verification Using Co-operation of Simulation and Emulation", in Proc. 2002 IEEE-TTTC Int'l Conf. Automation, Quality and Testing, Robotics, 2002, pp. 283-288.
7. J.H. Barton, E.W. Czeck, Z.Z. Segal, and D.P. Siewiorek, "Fault Injection Experiments Using FIAT", IEEE Trans. Computers, vol. 39, no. 4, April 1990, pp. 575-582.
8. S. Bayat Sarmadi, S.G. Miremadi, G. Asadi, and A. Ejlali, "Fast Prototyping with Co-operation of Simulation and Emulation", in Proc. 12th Int'l Conf. Field Programmable Logic and Application (FPL 2002), 2002, pp. 15-25.
9. A. Benso, P. Prinetto, M. Rebaudengo, and M. Reorda, "EXFI: A Low-cost Fault Injection System for Embedded Microprocessor-Based Boards", ACM Trans. Design Automation of Electronic Systems, vol. 3, no. 4, Oct. 1998, pp. 626-634.
10. L. Berrojo, I. Gonzalez, F. Corno, M.S. Reorda, G. Squillero, L. Entrena, C. Lopez, "New techniques for speeding-up fault-injection campaigns Design", in Proc. Automation and Test in Europe Conf. and Exhibition, 2002, pp. 847 852.
11. J. Carreira, H. Madeira, J.G. Silva, "Xception: A Technique for the Experimental Evaluation of Dependability in Modern Computers", IEEE Trans. Software Engineering, vol. 24, No. 2, Feb. 1998, pp. 125-136.
12. T.J. Chakraborty, C.H. Chiang, "A novel fault injection method for system verification based on FPGA boundary scan architecture", in Proc. Int'l Test Conference, 2002, pp. 923 929.
13. K.T. Cheng, S.Y. Huang, and W.J. Dai, "Fault Emulation: A New Methodology for Fault Grading", IEEE Tran. Computer-Aided Design of Integrated Circuits and Systems, vol. 18, no. 10, Oct. 1999, pp. 1487-1495.
14. G.S. Choi, and R.K. Iyer, "FOCUS: An Experimental Environment for Fault Sensitivity Analysis", IEEE Trans. Computers, vol. 41, no. 12, Dec. 1992, pp.1515-1526.
15. P. Civera, L. Macchiarulo, M. Rebaudengo, M. Sonza Reorda, and M. Violante, "Exploiting Circuit Emulation for Fast Hardness Evaluation", IEEE Trans. Nuclear Science, vol. 48, Dec. 2001, pp. 2210-2216.
16. E. Czeck, and D. Siewiorek, "Effects of Transient Gate-Level Faults on Program Behavior", in Proc. 20th Symp. Fault Tolerant Computing, 1990, pp. 236-243.
17. P. Folkesson, S. Svensson, and J. Karlsson, "A Comparison of Simulation Based and Scan Chain Implemented Fault Injection", in Proc. 28th Int. Symp. Fault-Tolerant Computing, 1998, pp. 284-293.
18. K.K. Goswami, and R.K. Iyer, "DEPEND: A Simulation-Based Environment for System Level Dependability Analysis", Technical Report, CRHC 92-11, University of Illinois at Urbana-Champaign, 1992.
19. J. Gracia, J.C. Baraza, D. Gil, P.J. Gil, "Comparison and application of different VHDL-based fault injection techniques", in Proc. IEEE Int'l Symp. Defect and Fault Tolerance in VLSI Systems, 2001, pp. 233-241.
20. U. Gunneflo, J. Karlsson, and J. Torin, "Evaluation of Error Detecting Schemes Using Fault Injection by Heavy-ion Radiation", in Proc. 19th IEEE Int'l Symp. Fault-Tolerant Computing, 1989, pp. 340-347.
21. HTTP://www.model.com
22. HTTP://www.plda.com/hardware/cpciprod10k.pdf
23. S.A. Hwang, J.H. Hong, C. W. Wu, "Sequential Circuit Fault Simulation Using Logic Emulation", IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 17, Aug. 1998, pp. 724-736.
24. IEEE Std 1076-1993: IEEE Standard VHDL Language Reference Manual.
25. IEEE Std 1364-1995: IEEE Standard Verilog HDL Language Reference Manual.
26. E. Jenn, J. Arlat, M. Rimen, J. Ohlsson, and J. Karlsson, "Fault Injection into VHDL Models: The MEFISTO Tool", in Proc. 24th Int'l Symp. Fault-Tolerant Computing, 1994, pp. 336-344.
27. B.W. Johnson, Design and Analysis of Fault-Tolerant Digital Systems, Addison-Wesley, ch. 2, 1989.
28. G.A. Kanawati, N.A. Kanawati, and J. Abraham, "FERRARI: A Tool for the Validation of System Dependability Properties", in Proc. 22th IEEE Int'l Symp. Fault-Tolerant Computing, 1992, pp. 336-344.
29. W. Kao, R.K. Iyer, and D. Tang, "FINE: A Fault Injection and Monitoring Environment for Tracing the UNIX System Behavior Under Faults", IEEE Trans. Software Engineering, vol. 19, no. 11, Nov. 1993.
30. J. Karlsson, P. Folkesson, J. Arlat, Y. Crouzet, G. Leber, and J.Reisinger, "Application of Three Physical Fault Injection Techniques to the Experimental Assessment of the MARS Architecture", in Proc. Fifth IFIP Working Conf. Dependable Computing for Critical Applications, DCCA-5, 1995, pp. 150-151.
31. U.R. Khan, H.L. Owen, J.L. Hughes, "FPGA Architecture for ASIC Hardware Emulator", in Proc. 6th IEEE ASIC Conf., 1993, p. 336.
32. R.H. Klenke, M. Meyassed, J.H. Aylor, B.W. Johnson, R. Rao, and A. Ghosh, "An Integrated Design Environment for Performance and Dependability Analysis", in Proc. ACM Design Automation Conf., 1997, pp. 184-189.
33. R. Leveugle, K. Hadjiat, "Multi-level fault injection experiments based on VHDL descriptions: a case study", in Proc. 8th IEEE Int'l On-Line Testing Workshop, 2002, pp. 107-111.
34. H. Madeira, M. Rela, and J.G. Silva, "RIFLE: A General Purpose Pin-Level Fault Injector", in Proc. First European Dependable Computing Conference, 1994, pp. 199-216.
35. G. De Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill, 1994.
36. G. Miremadi, J. Karlsson, U. Gunneflo, and J. Torin, "Two Soft-ware Techniques for On-Line Error Detection", in Proc. IEEE Int'l Symp. Fault-Tolerant Computing, 1992, pp.328-335.
37. S. Mittra, Principles of Verilog PLI, Kluwer Academic Publishers, 1999.
38. R. Sedaghat-Maman, E. Barke, "Real Time Fault Injection Using Logic Emulators", in Proc. Asia and South Pacific Design Automation Conf., 1998, pp. 475-479.
39. V. Sieh, O. Tschache and F. Balbach, "VERIFY: evaluation of reliability using VHDL-models with embedded fault description", in Proc. 27th Int'l Symp. Fault-Tolerant Computing, 1997, pp. 32-36.