Fast prototyping with co-operation of simulation and emulation

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2438 LNCS, Issue , 2002, Pages 15-25

  Sarmadi, Siavash Bayat ^a   Miremadi, Seyed Ghassem ^a   Asadi, Ghazanfar ^a   Ejlali, Ali Reza ^a  

^a SHARIF UNIVERSITY OF TECHNOLOGY   (Iran)

Author keywords

[No Author keywords available]

Indexed keywords

RECONFIGURABLE ARCHITECTURES;

FAST PROTOTYPING; OPERATION METHODS; PROGRAMMING LANGUAGE INTERFACES; SIMULATION EMULATIONS; SIMULATION TIME; VERILOG CODE; VHDL-MODEL;

COMPUTATION THEORY;

EID: 79955129364     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-46117-5_4     Document Type: Conference Paper

References (17)

1. Abramovici, M., Breuer, M. A., and Friedman, A. D., Digital Systems Testing and Testable Design, Revised edition, IEEE Press, 1995.
2. Bauer, J., Bershteyn, M., Kaplan, I., and Vyedin, P., "A Reconfigurable Logic Machine for Fast Event-Driven Simulation", in Proceedings of ACM/IEEE Design Automation Conf. (DAC), 1998, pp. 668-671.
3. Canellas, N., Moreno, J. M., "Speeding up hardware prototyping by incremental Simulation/Emulation", in Proceedings of 11th International Workshop on Rapid System Prototyping, 2000.
4. De Micheli, G., Synthesis and Optimization of Digital Circuits, McGraw-Hill, 1994.
5. HTTP://www.ikos.com/datasheets/vstation-specmanelite.pdf.
6. HTTP://www.model.com
7. HTTP://www.plda.com/hardware/cpciprod10k.pdf.
8. HTTP://www.quickturn.com/w-new/CoBALTUltra.htm.
9. IEEE Std 1076-1993: IEEE Standard VHDL Language Reference Manual.
10. IEEE Std 1364-1995: IEEE Standard Verilog HDL Language Reference Manual.
11. Kirovski, D., Potkonjak, L, Guerra, M., "Improving the Observability and Controllability of Datapaths for Emulation-Based Debugging", in IEEE trans. CAD of IC and System, 1999.
12. Kirovski, D., Potkonjak, L, Guerra, M., "Cut-Based Functional Debugging for Programmable System-on-Chip," in IEEE trans. on VLSI, 2000.
13. Kudlugi, M., Hassoun, S., Selvidge, C., Pryor, D., "A Transaction-Based Unified Simulation/Emulation Architecture for Functional Verification," in Proceedings of 38th ACM/IEEE Design Automation Conference, 2001, pp. 623-628. (Pubitemid 32841027)
14. Mittra, S., Principles of Verilog PLI, Kluwer Academic Publishers, 1999.
15. Rowson, J. A., "Hardware/Software Co-Simulation", in Proceedings of 31st ACM/IEEE Design Automation Conference, 1996, pp. 439-440.
16. Varghese, J., Butts, M., and Batcheller, J., "An efficient logic emulation system," IEEE Trans. on VLSI Syst., vol. 1, June 1993, pp. 171-174.
17. Walters, S., "Computer-aided prototyping for ASIC-based system", IEEE Design Test Comput., June 1991, pp. 4-10.