A virtual channel router for on-chip networks

Proceedings - IEEE International SOC Conference

Volumn , Issue , 2004, Pages 289-293

  Kavaldjiev, Nikolay ^a   Smit, Gerard J M ^a   Jansen, Pierre G ^a  

^a UNIVERSITY OF TWENTE   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

BANDWIDTH; COMMUNICATION CHANNELS (INFORMATION THEORY); ENERGY UTILIZATION; FIELD PROGRAMMABLE GATE ARRAYS; INTERCONNECTION NETWORKS; MICROPROCESSOR CHIPS; MULTIMEDIA SYSTEMS; MULTIPROCESSING SYSTEMS; PROGRAM PROCESSORS; QUALITY OF SERVICE; SCHEDULING; TELECOMMUNICATION TRAFFIC; THROUGHPUT; WIRELESS TELECOMMUNICATION SYSTEMS;

CENTRAL COORDINATION NODES (CCN); NETWORK CHANNELS; ON-CHIP NETWORKS; SYSTEM-ON-CHIP (SOC) DESIGNS;

ROUTERS;

EID: 14844319294     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (13)

1. Luca Benini, Giovanni De Michell, "Networks on Chips: A New SoC Paradigm.", IEEE Computer, January 2002 (Vol. 35, No. 1), pp. 70-78.
2. W. J. Dally and B. Towles, "Route Packets, Not Wires: On-Chip Interconnection Networks", DAC, June 2001, pp. 684-689.
3. E. Rijpkema, K. G. W. Goossens, A. Radulescu, J. Dielissen, J. van Meerbergen, P. Wielage, and E. Waterlander, "Trade offs in the design of a router with both guaranteed and best-effort services for networks on chip", Proceedings of Design Automation and Test Conference in Europe, March 2003.
4. Michael Bedford Taylor, Jason Kim, Jason Miller, David Wentzlaff, Fae Ghodrat, Ben Greenwald, Henry Huffman, Jae-Wook Lee, Paul Johnson, Walter Lee, Albert Ma, Arvind Saraf, Mark Seneski, Nathan Shnidman, Volker Strumpen, Matt Frank, Saman Amarasinghe and Anant Agarwal, "The Raw Microprocessor A Computational Fabric for Software Circuits and General Purpose Programs", IEEE Micro, March/April 2002.
5. J. Liang, S. Swaminathan, and R. Tessier, "aSOC: A Scalable, Single-Chip Communications Architecture.", In the Proceedings of the IEEE International Conference on Parallel Architectures and Compilation Techniques, Philadelphia, PA. October 2000.
6. W. J. Dally, "Virtual-channel flow control", IEEE Transactions on Parallel and Distributed systems, vol. 3, no. 2, pp. 194-205, March, 1992.
7. Hang-Sheng Wang, Li-Shiuan Peh and Sharad Malik, "A Power Model for Routers: Modeling Alpha 21364 and InfiniBand Routers.", In IEEE Micro, Vol. 23, No. 1, January/February 2003 (Selected articles from Hot Interconnects 10).
8. McKeown N., Anderson T.E., "A quantitative comparison of scheduling algorithms for input-queued switches", Computer Networks & ISDN Systems, vol. 30, n. 24, Dec. 1998, pp. 2309-26.
9. Li-Shiuan Peh, "Flow Control and Micro-Architectural Mechanisms for Extending the Performance of Interconnection Networks.", Ph.D. Thesis, Stanford University, August 2001
10. Nick McKeown, "iSLIP: A Scheduling Algorithm for Input-Queued Switches" IEEE Transactions on Networking, Vol 7, No.2, April 1999.
11. Pankaj Gupta and Nick McKeown, "Designing and Implementing of a Fast Crossbar Scheduler", IEEE Micro Magazine, Jan-Feb 1999.
12. Heysters P.M., Smit G.J.M. & Molenkamp E.: "A Flexible and Energy-Efficient Coarse-Grained Reconfigurable Architecture for Mobile Systems", The Journal of Supercomputing, volume 26, number 3, Kluwer Academic Publishers, Boston, U.S.A., November 2003, ISSN 0920-8542.
13. M. Karol, M. Hluchyj, and S. Morgan, "Input versus output queueing on a space-division packet switch," IEEE Transactions on Communications, vol. 35, no. 12, pp. 1347-1356, December 1987.