A Flexible and Energy-Efficient Coarse-Grained Reconfigurable Architecture for Mobile Systems

Journal of Supercomputing

Volumn 26, Issue 3, 2003, Pages 283-308

  Heysters, Paul ^a   Smit, Gerard ^a   Molenkamp, Egbert ^a  

^a UNIVERSITY OF TWENTE   (Netherlands)

Author keywords

Coarse grained reconfigurable; Energy efficient architectures; Heterogeneous system on chip (SoC); Mobile computing

Indexed keywords

DIGITAL SIGNAL PROCESSING; ENERGY EFFICIENCY; MOBILE COMPUTING; MULTIMEDIA SYSTEMS;

RECONFIGURABLE SYSTEMS;

MOBILE TELECOMMUNICATION SYSTEMS;

EID: 0141919518     PISSN: 09208542     EISSN: None     Source Type: Journal    
DOI: 10.1023/A:1025699015398     Document Type: Article

References (23)

1. 3GPP TSG RAN WG1: TS 25.212 Multiplexing and Channel Coding (FDD) V3.1.1 (1999-12), http://www.3GPP.org.
2. A. Abnous. Low-power domain-specific processors for digital signal processing. Ph.D Dissertation, University of California, Berkeley, USA, 2001.
3. L. R. Bahl, J. Cocke, F. Jelinek, and J. Raviv. Optimal decoding of linear codes for minimizing symbol error rate. IEEE Trans. Inform. Theory, 20:284-287, March 1974.
4. V. Baumgarte, F. May, A. Nückel, M. Vorbach, and M. Weinhardt. PACT XPP - a self-reconfigurable data processing architecture. Proceedings Engineering of Reconfigurable Systems and Algorithms, pp. 64-70. Las Vegas, USA, June 2001.
5. J. Becker. Configurable systems-on-chip: Challenges and perspectives for industry and universities. Proceedings Engineering of Reconfigurable Systems and Algorithms, pp. 109-115. Las Vegas, USA, June 2002.
6. C. Berrou, A. Glavieux, and P. Thitimajshima. Near Shannon limit error-correcting coding and decoding: Turbo codes. IEEE Proceedings of ICC '93, pp. 1064-1070. May 1993.
7. I. Bolsens. Challenges and opportunities for FPGA platforms. Proceedings of Field-Programmable Logic and Applications, pp. 391-392. Montpellier, France, September 2002.
8. W. J. Dally and B. Towles. Route packets, not wires: On-chip interconnection networks. Proceedings Design Automation Conference. Las Vegas, USA, June 2001.
9. J. Dielissen and J. Huisken. Implementation issues of 3rd generation mobile communication Turbo decoding. Proceedings 21st symposium on information theory in the Benelux, 2000.
10. M. R. Garey and D. S. Johnson. Computers an interactability: A guide to the theory of NP-completeness. W. H. Freeman and Company, New York, 1979.
11. P. J. M. Havinga. Mobile multimedia systems. Ph.D. Dissertation, University of Twente, February 2000.
12. G. Heidari and K. Lane. Introducing a paradigm shift in the design and implementation of wireless devices. Proceedings Wireless Personal Multimedia Communications, vol.1 pp. 225-230. Aalborg, Denmark, September 2001.
13. G. Kahn. The semantics of a simple language for parallel programming. Information Processing 74: Proceedings of IFIP Congress 74, pp. 471-475. August 1974.
14. G. Masera, G. Piccinini, M. R. Roch, and M. Zamboni. VLSI architectures for turbo codes. IEEE Transactions on VLSI Systems, 7(3):369-378, September 1999.
15. J. Y. Mignolet, S. Vernalde, and R. Lauwereins. Enabling hardware-software multitasking on a reconfigurable computing platform for networked portable multimedia appliances. Proceedings Engineering of Reconfigurable Systems and Algorithms, pp. 116-122. Las Vegas, USA, June 2002.
16. P. Robertson, E. Villebrun, and P. Hoeher. A comparison of optimal and sub-optimal MAP decoding algorithms operating in the log domain. IEEE Proceedings of ICC '95, pp. 1009-1013. June 1995.
17. G. J. M. Smit, P. J. M. Havinga, L. T. Smit, P. M. Heysters, and M. A. J. Rosien. Dynamic reconfiguration in mobile systems. Proceedings of Field-Programmable Logic and Applications, pp. 171-181. Montpellier, France, September 2002.
18. L. T. Smit, G. J. M. Smit, P. J. M. Havinga, J. L. Hurink, and H. Broersma. Influences of RAKE receiver/turbo decoder parameters on energy consumption and quality. Proceedings of World Wireless Congress, pp. 175-180. San Francisco, USA, May 2002.
19. X. Tang, M. Aalsma, and R. Jou. A compiler directed approach to hiding configuration latency in chameleon processors. Proceedings Field-Programmable Logic and Applications, pp. 29-38. Villach, Austria, August 2000.
20. M. B. Taylor, J. Kim, J. Miller, D. Wentzlaff, F. Ghodrat, B. Greenwald, H. Huffman, P. Johnson, Jae-Wook Lee, W. Lee, A. Ma, A. Saraf, M. Seneski, N. Shnidman, V. Strumpen, M. Frank, S. Amarasinghe, and A. Agarwal. The raw microprocessor: A computational fabric for software circuits and general purpose programs. IEEE Micro, Mar/Apr 2002.
21. R. Tessier and W. Burleson. Reconfigurable computing for digital signal processing: A survey. Journal of VLSI Signal Processing 28: 7-27, 2001.
22. M. C. Valenti. Iterative detection and decoding for wireless communications. Ph.D. Dissertation Bradley Dept. of Elect. & Comp. Eng., Virginia Tech, July 1999.
23. P. Wielage and K. Goossens. Networks on silicon: Blessing or nightmare? Proceedings Euromicro, pp. 196-200. Dortmund, Germany, September 2002.