Implicit vs. explicit resource allocation in SMT processors

Proceedings of the EUROMICRO Systems on Digital System Design, DSD 2004

Volumn , Issue , 2004, Pages 44-51

  Cazorla, Francisco J ^a   Knijnenburg, Peter M W ^b   Sakellariou, Rizos ^c   Fernandez, Enrique ^d   Ramirez, Alex ^a   Valero, Mateo ^a  

^a UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

^b LEIDEN UNIVERSITY   (Netherlands)

^c UNIVERSITY OF MANCHESTER   (United Kingdom)

^d UNIVERSITY OF LAS PALMAS DE GRAN CANARIA   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

EXPLICIT RESOURCE ALLOCATION; FLUSHING THREADS; MISSING LAOD INSTRUCTION; SIMULTANEOUS MULTITHREAD (SMT) ARCHITECTURE;

BUFFER STORAGE; CONTROL SYSTEMS; DECISION MAKING; MICROPROCESSOR CHIPS; PROBLEM SOLVING; PROGRAM PROCESSORS; QUALITY OF SERVICE; RESOURCE ALLOCATION;

SYSTEMS ANALYSIS;

EID: 13944261970     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSD.2004.1333257     Document Type: Conference Paper

References (24)

1. D.C. Bossen, J.M. Tendler, and K. Reick. Power4 system design for high reliability. IEEE Micro, 22(2):16-24, 2002.
2. J. Burns and J-L. Gaudiot. Quantifying the SMT layout overhead- does SMT pull its weight? In Proc. HPCA-6, pages 109-120, 2000.
3. F. J. Cazorla, E. Fernandez, A. Ramirez, and M. Valero. Improving memory latency aware fetch policies for SMT processors. In Proc. ISHPC-5, pages 70-85, October 2003.
4. F. J. Cazorla, E. Fernandez, A. Ramirez, and M. Valero. DCache Warn: an I-Fetch policy to increase SMT efficiency. In Proc. IPDPS, 2004.
5. F.J. Cazorla, E. Fernandez, A. Ramirez, and M. Valero. Approaching a smart sharing of resources in SMT processors. In Proc. WCED, 2004.
6. F.J. Cazorla, P.M.W. Knijnenburg, R. Sakellariou, E. Fernandez, A. Ramirez, and M. Valero. Predictable performance in SMT processors. In Proc. Computing Frontiers, 2004.
7. A. El-Moursy and D.H. Albonesi. Front-end policies for improved issue efficiency in SMT processors. In Proc. HPCA-9, pages 31-42, 2003.
8. Ayose Falcon, Alex Ramirez, and Mateo Valero. A low complexity, high-performance fetch unit for simultaneous multithreading processors. Proceedings of the 12th Intl. Conference on High Performance Computer Architecture, pages 244-253, February 2004.
9. R. Goncalves, E. Ayguade, M. Valero, and P. O. A. Navaux. Performance evaluation of decoding and dispatching stages in simultaneous multithreaded architectures. In Proc. Computer Architecture and High Performance Computing, 2001.
10. H. Hirata, K. Kimura, S. Nagamine, Y. Mochizuki, A. Nishimura, Y. Nakase, and T. Nishizawa. An elementary processor architecture with simultaneous instruction issuing from multiple threads. In Proc. ISCA-19, pages 136-145, 1992.
11. R. Jain, C.J. Hughes, and S.V. Adve. Soft real-time scheduling on simultaneous multithreaded processors. In Proc. RTSS-23, pages 134-145, 2002.
12. R. Kalla, B. Sinharoy, and J. Tendler. IBM Power5 chip: A dual-core multithreaded processor. IEEE Micro, 24(2):40-47, 2004.
13. P.M.W. Knijnenburg, A. Ramirez, J. Larriba, and M. Valero. Branch classification for SMT fetch gating. In MTEAC-6, pages 49-56, 2002.
14. M. Levy. Multithreaded technologies disclosed at MPF. Microprocessor Report, November 2003.
15. C. Limousin, J. Sebot, A. Vartanian, and N. Drach-Temam. Improving 3D geometry transformations on a simultaneous multithreaded SIMD processor. In Proc. ICS-15, pages 236-245, 2001.
16. K. Luo, J. Gummaraju, and M. Franklin. Balancing throughput and fairness in SMT processors. In Proc. IS-PASS, pages 164-171, 2001.
17. D. T. Marr, F. Binns, D.L. Hill, G. Hinton, D.A. Koufaty, J. A. Miller, and M. Upton. Hyper-threading technology architecture and microarchitecture. Intel Technology Journal, 6(1), February 2002.
18. S. E. Raasch and S. K. Reinhardt. The impact of resource partitioning on SMT processors. In Proc. PACT-12, pages 15-25, 2003.
19. A. Snavely, D.M. Tullsen, and G. Voelker. Symbiotic job scheduling, with priorities for a simultaneous multithreaded processor. In Proc. ASPLOS-9, pages 234-244, 2000.
20. D. Tullsen and J. Brown. Handling long-latency loads in a simultaneous multithreaded processor. In Proc. MICRO-34, pages 318-327, 2001.
21. D. Tullsen, S. Eggers, J. Emer, H. Levy, J. Lo, and R. Stamm. Exploiting choice: Instruction fetch and issue on an implementable simultaneous multithreading processor. In Proc. ISCA-23, pages 191-202, 1996.
22. D.M. Tullsen, S. Eggers, and H. M. Levy. Simultaneous multithreading: Maximizing on-chip parallelism. In Proc. ISCA, pages 392-403, 1995.
23. W. Yamamoto and M. Nemirovsky. Increasing superscalar performance through multistreaming. In Proc. PACT-4, pages 49-58, 1995.
24. A. Yoaz, M. Erez, R. Ronen, and S. Jourdan. Speculation techniques for improving load related instruction scheduling. In Proc. ISCA-26, May 1999.