Reliability and power management of integrated systems

Proceedings of the EUROMICRO Systems on Digital System Design, DSD 2004

Volumn , Issue , 2004, Pages 5-11

  Mihic, Kresimir ^a   Simunic, Tajana ^a   De Micheli, Giovanni ^a  

^a STANFORD UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

INTEGRATED SYSTEMS; POWER CONSUMPTION; POWER MANAGEMENT; SYSTEMS ON CHIP (SOC);

DYNAMIC PROGRAMMING; ENERGY DISSIPATION; FUNCTIONS; MICROPROCESSOR CHIPS; PACKET NETWORKS; PARAMETER ESTIMATION; POWER CONTROL; PRODUCT DESIGN; RELIABILITY; TOPOLOGY;

SYSTEMS ANALYSIS;

EID: 13944258113     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSD.2004.1333252     Document Type: Conference Paper

References (29)

1. E. Y. Wu et al. Interplay of voltage and temperature acceleration of oxide breakdown for ultra-thin gate dioxides. In Solid-state Electronics Journal, 2002.
2. L. Benini, G. De Micheli, "Networks on Chips: A New SoC Paradigm," IEEE Computer, pp. 70-78, Jan. 2002.
3. P. Guerrier, A. Greiner, "A Generic Architecture for on-chip packet switched interconnections," DATE, pp. 250-256, 2000.
4. S. Kumar et al., "A NOC architecture and design methodology," ISVLSI, pp. 105-112, 2002.
5. E. Rijpkema et. al., "Trade-offs in the design of a router with both guaranteed and best-effort services for NOCs," DATE, pp. 350-355, 2003.
6. A. Jantsch, H. Tenhunen, "Networks on Chip," Kluwer Academic Publishers, 2003.
7. International Technology Roadmap for Semiconductors: 2001.
8. T. Ye, L. Benini, G. De Micheli, "Analysis of Power Consumption on Switch Fabrics in Network Routers," Design Automation Conference, pp. 600-605, 2002.
9. M. Wan, H. Zhang, V. George, M. Benes, A. Abnous, V. Prabhu, J. Rabaey, "Design Methodology of a Low-Energy Reconfigurable Single-Chip DPS System," Journal of VLSI Signal Processing, 2000.
10. M. D. Beaudry. Performance-related reliability measures for computing systems. IEEE Transactions on Computers, c-27(6):540-547, June 1978.
11. P. Shivakumar et al. Modeling the Effect of Technology Trends on the Soft Error Rate of Combinational Logic. In International Conference on Dependable Systems and Networks, 2002.
12. P. Shivakumar et al. Exploiting microarchitectural redundancy for defect tolerance. In 21st International Conference on Computer Design, 2003.
13. T. Simunic, S. Boyd, "Managing Power Consumption in Networks on Chips," Design, Automation and Test in Europe, pp. 110-116, 2002.
14. A. Bavier, A. Montz, L. Peterson, "Predicting MPEG Execution Times," SIGMETRICS, pp.131-140, 1998.
15. Critical Reliability Challenges for the International Technology roadmap for Semiconductors, International Sematech Technology Transfer document 03024377A-TR, 2003.
16. T. Simunic, L. Benini, P. Glynn, G. De Micheli, "Event-driven Power Management," IEEE Transactions on CAD, pp.840-857, July 2001
17. T. M. Austin. Diva: A reliable substrate for deep submicron microarchitecture design. In Proc. of the 32nd Annual Intl. Symp. on Microarchitecture, 1998.
18. E. Rotenberg. Ar/smt: A microarchitectural approach to fault tolerance in microprocessors. In International Symposium on Fault Tolerant Computing, 1998.
19. L. Spainhower and T. A. Gregg. Ibm s/390 parallel enterprise server g5 fault tolerance: A historical perspective. In IBM Journal of Research and Development, September/November 1999.
20. Jayanth Srinivasan, Santa V. Adve, Pradip Bose, Jude Rivers, Chao-Kun Hu, "RAMP: A Model for Reliability Aware Microprocessor Design,"IBM Research Report, RC23048 (W0312-122) December 29, 2003
21. C. J. Hughes, J. Srinivasan, and S. V. Adve. Saving energy with architectural and frequency adaptations for multimedia applications. In Proc. of the 34th Annual Intl. Symp. on Microarchitecture, 2001.
22. th Annual Intl. Symp. on Comp. Architecture, 2003.
23. J. Srinivasan and S. V. Adve. Predictive dynamic thermal management for multimedia applications. In Proc. of the 2003 Intl Conf. on Supercomputing, 2003.
24. Phillip Stanley-Marbell, Diana Marculescu, "Dynamic Fault-Tolerance Management in Failure-Prone and Battery-Powered Systems," IWSC?
25. J. Xu, W. Wolf, J. Henkel, S. Chakradhar, T. Lv, "A case study in NOC design for embedded video," DATE 2004.
26. H. Jang, M. Kang, M. Lee, K. Chae, K. Lee, K. Shim, "High-level system modeling and architecture exploration with SystemC on a NOC SoC: S3C2510 case study," DATE 2004.
27. "AMBA Specification," ARM Inc, May 1999.
28. "The CoreConnect Bus Architecture," IBM, 1999.
29. Jayanth Srinivasan, Pradip Bose, Jude Rivers, "The impact of Technology Scaling on Processor Lifetime Reliability," UIUC CS Technical Report UIUCDCS-R-2003-2398, December 2003