A 3-V 230-MHz CMOS decimation subsampler

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 50, Issue 3, 2003, Pages 105-117

  Lindfors, Saska ^a   Pärssinen, Aarno ^b   Halonen, Kari A I ^c  

^a AALBORG UNIVERSITY   (Denmark)

^b NOKIA RESEARCH CENTER   (United States)

^c AALTO UNIVERSITY   (Finland)

Author keywords

Frequency downconversion; IF receiver; Subsampling

Indexed keywords

CMOS INTEGRATED CIRCUITS; JITTER; RADIO RECEIVERS; SIGNAL FILTERING AND PREDICTION;

ANTI-ALIAS FILTERING; FREQUENCY DOWNCONVERSION; SUBSAMPLING;

ANALOG TO DIGITAL CONVERSION;

EID: 0037361299     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSII.2002.807757     Document Type: Article

References (21)

1. P. Y. Chan, A. Rofougaran, K. Ahmed, and A. A. Abidi, "A highly linear 1 GHz downconversion mixer," in Proc. Eur. Solid-State Circuits Conf., 1993, pp. 210-213.
2. D. M. Akos and J. B. Y. Tsui, "Design and implementation of a direct digitization GPS receiver fron end," IEEE Trans. Microwave Theory Tech., vol. 44, pp. 2334-2339, Dec. 1996.
3. S. Sheng, L. Lynn, J. Peroulas, K. Stone, I. O'Donnel, and R. Brodersen, "A low-power CMOS chipset for spread-spectrum communications," in Proc. IEEE Int. Solid-State Circuits Conf., San Francisco, CA, 1996, pp. 346-347.
4. D. H. Shen, C.-M. Hwang, B. Lusignan, and B. A. Wooley, "A 900-MHz RF front-end with integrated discrete-time filtering," IEEE J. Solid-State Circuits, vol. 31, pp. 1945-1954, Dec. 1996.
5. A. Pärssinen, R. Magoon, S. I. Long, and V. Porra, "A 2 GHz sub-harmonic sampler for signal downconversion," IEEE Trans. Microwave Theory and Tech., vol. 45, pp. 2344-2351, Dec. 1997.
6. F. Chen and B. Leung, "A 0.25-mW low-pass passive sigma-delta modulator with built-in mixer for a 10-MHz IF input," IEEE J. Solid-State Circuits, vol. 32, pp. 774-784, June 1997.
7. A. K. Salkintris, N. Hong, and P. T. Mathiopoulos, "ADC and DSP challenges in the development of software radios," IEEE Pers. Commun., vol. 6, pp. 47-55, Aug. 1999.
8. M. Shinagawa, Y. Akazawa, and T. Wakimoto, "Jitter analysis of high-speed sampling systems," IEEE J. Solid-State Circuits, vol. 25, pp. 220-224, Feb. 1990.
9. W. P. Robins, "Phase noise in signal sources," in IEE Telecommunication Series #9. Stevenage, U.K.: Peregrinus, 1982.
10. P. Eriksson and H. Tenhunen, "Phase noise in sampling and its importance to wideband multicarrier base station receivers," in Proc. IEEE Int. Conf. Acoustics, Speech and Signal Processing, vol. 5, 1999, pp. 2737-2740.
11. H. Johansson and C. Svensson, "Time solution of NMOS sampling switches used on low-swing signals," IEEE J. Solid-State Circuits, vol. 33, pp. 237-244, Feb. 1998.
12. W. Yu, S. Sen, and B. H. Leung, "Distortion analysis of MOS track-and-hold sampling mixers using linear time-varying volterra series," IEEE Trans. Circuits Syst. II, vol. 46, pp. 101-119, Feb. 1999.
13. S. Lindfors, M. Länsirinne, and K. Halonen, "2.7 V 50 MHz if sampling ΔΣ modulator with +37 dBV IIP3," Elect. Lett., vol. 37, no. 3, pp. 150-151, Feb. 2001.
14. T. Gratzek, B. Brannon, J. Camp, and F. Murden, "A new paradigm for base station receiver: High if sampling + digital filtering," in Proc. IEEE Radio Frequency Integrated Circuits Symp., 1997, pp. 143-146.
15. A. Hairapetian, "An 81-MHz if receiver in CMOS," IEEE J. Solid-State Circuits, vol. 31, pp. 1981-1986, Dec. 1996.
16. T. Salo, S. Lindfors, and K. A. I. Halonen, "A 80-MHz bandpass ΔΣ modulator for a 100-MHz IF receiver," IEEE J. Solid-State Circuits, vol. 37, pp. 798-808, July 2002.
17. V. Eerola, T. Ritoniemi, and H. Tenhunen, "Second-order sampling and oversampled A/D and D/A converters in digital transmission," in Proc. IEEE Int. Symp. Circuits and Systems, vol. 3, 1991, pp. 1521-1524.
18. D. Yim and C. Ling, "A 200-MHz CMOS downconverter," IEEE Trans. Circuits and Syst. II, vol. 46, pp. 808-810, June 1999.
19. S. Lindfors, A. Pärssinen, and K. Halonen, "A novel technique for noise reduction in CMOS subsamplers," in Proc. IEEE Int. Symp. Circuits and Systems, vol. 1, 1998, pp. 257-260.
20. W. C. Black Jr and D. A. Hodges, "Time interleved converter arrays," J. Solid-State Circuits, vol. SC-15, pp. 1022-1029, Dec. 1980.
21. M. Waltari and K. Halonen, "Timing skew insensitive switching for double sampled circuits," in Proc. IEEE Int. Symp. Circuits and Systems, vol. 1, 1998, pp. 253-256.