A Novel Timing-Driven Global Routing Algorithm Considering Coupling Effects for High Performance Circuit Design

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

Volumn E86-A, Issue 12, 2003, Pages 3158-3167

  Xu, Jingyu ^a   Hong, Xianlong ^a   Jing, Tong ^a   Cai, Yici ^a   Gu, Jun ^b  

^a TSINGHUA UNIVERSITY   (China)

^b HONG KONG UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Hong Kong)

Author keywords

Coupling effects; Global routing; High performance design; Timing driven

Indexed keywords

ALGORITHMS; CAPACITANCE; CMOS INTEGRATED CIRCUITS; ELECTRIC WIRE; INTERCONNECTION NETWORKS; ITERATIVE METHODS; OPTIMIZATION; SWITCHING CIRCUITS; TOPOLOGY; TREES (MATHEMATICS);

COUPLING EFFECTS; GLOBAL ROUTING; HIGH PERFORMANCE DESIGNS; TIMING-DRIVEN;

INTEGRATED CIRCUIT LAYOUT;

EID: 0842332187     PISSN: 09168508     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (24)

1. D. Sylvester, C.M. Hu, O.S. Nakagawa, and S.Y. Oh, "Interconnect scaling: Signal integrity and performance in future high-speed CMOS designs," Proc. VLSI Symposium on Technology, pp.42-43, Honolulu, HI, 1998.
2. A.E. Dunlop, V.D. Agrawal, D.N. Deutsch, M.F. Juki, P. Kozak, and M. Wiesel, "Chip layout optimization using critical path weighting," Proc. ACM/IEEE DAG, pp.133-136. Albuquerque, New Mexico, 1984.
3. M.A.B. Jackson, E.S. Kuh, and M. Marek-Sadowska, "Timing driven routing for building block layout," Proc. IEEE ISCAS, pp.518-519, 1987.
4. M. Rose, M. Wiesel, D. Kirkpatrick, and N. Nettleton, "Dense, performance directed, auto place and route," Proc. IEEE CICC, pp.11.1.1-11.1.4, Rochester, NY, 1988.
5. Y. Fujihara, Y. Sekiyama, Y. Ishibashi, and M. Yanaka, "DYNAJUST: An efficient automation routing technique optimizing delay conditions," Proc. ACM/IEEE DAC, pp.791-794, Las Vegas, NV, 1989.
6. J. Huang, X.L. Hong. C.K. Cheng, and E.S. Kuh, "An efficient timing-driven global routing algorithm," Proc. ACM/IEEE DAC, pp.596-600, Dallas, TX, 1993.
7. X.L. Hong, T.X. Xue, J. Huang, C.K. Cheng, and E.S. Kuh, "TIGER: An efficient timing-driven global router for gate array and standard cell layout design." IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol.16, no.11, pp.1323-1330, 1997.
8. J. Hu and S.S. Sapatnekar, "A timing-constrained algorithm for simultaneous global routing of multiple nets," Proc. IEEE/ACM ICCAD, pp.99-103, San Jose, CA, 2000.
9. T. Jing, X.L. Hong, H.Y. Bao, Y.C. Cai, J.Y. Xu, and J. Gu, "A novel and efficient timing-driven global router for standard cell layout design based on critical network concept," Proc. IEEE ISCAS, pp.I165-I168, Scottsdale, AZ, 2002.
10. W.C. Elmore, "The transient response of lumped linear networks with particular regard to wideband amplifiers," J. Appl. Phys., vol.19, no.1, pp.55-59, 1948.
11. T. Sakurai, "Approximation of wiring delay in MOSFET LSI," IEEE J. Solid State Circuits, vol.18, no.4, pp.418-426, 1983.
12. H. Zhou and D.F. Wong, "Global routing with crosstalk constraints," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol.18, no.11, pp.1683-1688, 1999.
13. S.S. Sapatnekar, "A timing model incorporating the effect of crosstalk on delay and its application to optimal channel routing," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol.19, no.5, pp.550-559, 2000.
14. K.C. Hsu, Y.C. Lin, P.X. Chiu, and T.M. Hsieh, "Minimum crosstalk channel routing with dogleg," Proc. IEEE ISCAS, pp.73-76. Geneva, Switzerland, 2000.
15. R. Kastner, E. Bozorgzadeh, and M. Sarrafzadeh, "Coupling aware routing," Proc. IEEE ASIC/SOC, pp.392-396, Arlington. VA, 2000.
16. J. Cong, L. He, O.K. Koh, and Z.G. Pan, "Global interconnect sizing and spacing with consideration of coupling capacitance," Proc. IEEE/ACM ICCAD, pp.628-633, San Jose, CA, 1997.
17. T. Jing, X.L. Hong, Y.C. Cai, H.Y. Bao, and J.Y. Xu, "The key technologies and related research work of performance-driven global routing," J. Soft., vol.12, no.5, pp.677-688, 2001.
18. T. Sakurai, "Closed-form expressions for interconnection delay, coupling, and crosstalk in VLSFs," IEEE Trans. Electron Devices, vol.40, no.1, pp.118-124, Jan. 1993.
19. G.S. Samudra and H.L. Lee, "A set of analytic formulas for capacitance of VLSI interconnects of trapezium shape," IEEE Trans. Electron Devices, vol.41, no.8, pp.1467-1469, Aug. 1994.
20. X.D. Yang, A Reduced Order Modeling and Analysis for VLSI RLC Interconnect, Ph.D. Thesis, CSE Dept., UCSD, CA, May 2000.
21. K.J. Kerns, I.L. Wemple, and A.T. Yang, "Stable and efficient reduction of substrate model networks using congruence transforms," Proc. ACM/IEEE ICCAD, pp.207-214, 1995.
22. A. Odabasioglu, M. Celik, and L.T. Pileggi, "PRIMA: Passive reduced-order interconnect macromodeling algorithm," Proc. ACM/IEEE ICCAD, pp.58-65, San Jose, CA, 1997.
23. J. Lillis and P. Buch, "Table-lookup methods for improved performance-driven routing," Proc. ACM/IEEE DAC, pp.368-373, San Francisco, CA, 1998.
24. J.Y. Xu, X.L. Hong, T. Jing, Y.C. Cai, and J. Gu, "An efficient hierarchical timing-driven steiner tree algorithm for global routing," IEEE/ACM ASP-DAG, pp.473-478, Bangalore, India, 2002.