Table-lookup methods for improved performance-driven routing

Proceedings - Design Automation Conference

Volumn , Issue , 1998, Pages 368-373

  Lillis, John ^a   Buch, Premal ^b  

^a UNIVERSITY OF ILLINOIS AT CHICAGO   (United States)

^b MAGMA DESIGN AUTOMATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

TOPOLOGY; ALGORITHMS; APPROXIMATION THEORY; CONGESTION CONTROL (COMMUNICATION); ELECTRIC NETWORK TOPOLOGY; INTERCONNECTION NETWORKS; OPTIMIZATION; PARAMETER ESTIMATION; TABLE LOOKUP; TELECOMMUNICATION TRAFFIC;

DELAY MEASURES; ERROR DISTRIBUTIONS; INTERCONNECT DELAY; OVER-ESTIMATION; PERFORMANCE OPTIMIZATIONS; PERFORMANCE-DRIVEN; SOLUTION QUALITY; TOPOLOGY CONSTRUCTION;

TABLE LOOKUP; ROUTERS;

DEEP SUBMICRON (DSM) TECHNOLOGY; ELMORE'S FREQUENT GROSS DELAYS;

EID: 0031634243     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/277044.277146     Document Type: Conference Paper

References (9)

1. K. D. Boese, A. B. Kahng, B. A. McCoy, G. Robins, "Fidelity and Near-Optimality of Elmore-Based Routing Constructions, " Proc. Proc. IEEE Intl. Conf. Computer-Aided Design, 1993.
2. Boese, K.D.; Kahng, A.B.; McCoy, B.A.; Robins, G. "Near-optimal critical sink routing tree constructions." IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Dec. 1995, vol.14, (no.12):1417-36.
3. W.C. Elmore, "The Transient Response of Damped Linear Network with particular Regard to Wideband Amplifiers, " J. Applied Physics 19 (1948), pp 55-63.
4. J. Lillis "Algorithms for Performance Driven Design of Integrated Circuits, " Technical Report #CS96-492, CSE Dept., U.C. San Diego, Aug. 1996.
5. J. Lillis, C.-K. Cheng, T.-T. Lin, C.-Y. Ho, "New Techniques for Performance Driven Routing with Explicit Area/Delay Tradeoff and Simultaneous Wire Sizing, " Proc. 33rd ACM/IEEE Design Automation Conference, Las Vegas, Jun. 1996, pp. 395-400.
6. P. R. O'Brien and T. L. Savaxino, "Modeling the Driving-Point Characteristic of Resistive Interconnect for Accurate Delay Estimation, " Proc. IEEE Intl. Conf. Computer-Aided Design, Nov., 1989, pp. 512-515.
7. R. Gupta, B. Tutuianu, L.T. Pileggi, "The Elmore delay as a bound for RC trees with generalized input signals." IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Jan. 1997, vol.16, (no.1):95-104.
8. Qian, J.; Pullela, S.; Pillage, L. "Modeling the "Effective capacitance" for the RC interconnect of CMOS gates". IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Dec. 1994, vol.13, (no.12):1526-35.
9. J. Rubinstein, P. Penfield, and M.A. Horowitz, "Signal Delay in RC Tree Networks, " IEEE Trans, on CAD 2(3) (1983), pp 202-211.