On the design of large receiver and transmitter arrays for OE-VLSI applications

Journal of Lightwave Technology

Volumn 21, Issue 12, 2003, Pages 3406-3416

  Venditti, Michael B ^a   Plant, David V ^b  

^a PMC Sierra Ltd Burnaby   (Canada)

^b MCGILL UNIVERSITY   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; ARRAYS; CMOS INTEGRATED CIRCUITS; DESIGN FOR TESTABILITY; DIGITAL INTEGRATED CIRCUITS; OPTICAL INTERCONNECTS; SPURIOUS SIGNAL NOISE; VLSI CIRCUITS;

DIFFRENTIAL OPTICAL SIGNALING; DRIVER CIRCUITS; MIXED ANALOG DIGITAL INTEGRATED CIRCUITS; OPTICAL RECEIVERS; OPTICAL TRANSMITTERS; SWITCHING NOISE;

INTEGRATED OPTOELECTRONICS;

EID: 0242518270     PISSN: 07338724     EISSN: None     Source Type: Journal    
DOI: 10.1109/JLT.2003.822234     Document Type: Article

References (36)

1. M. W. Haney, H. Thienpont, and T. Yoshimura, IEEE J. Select. Topics Quantum Electron., vol. 9, pp. 347-667, Mar./Apr. 2003.
2. Proc. IEEE, vol. 88, Y. Li, E. Towe, and M. W. Haney, Eds., June 2000, pp. 723-878.
3. N. M. Jokerst, R. Baets, and K. Kobayashi, IEEE J. Select. Topics Quantum Electron, vol. 5, pp. 143-398, Mar./Apr. 1999.
4. A. V. Krishnamoorthy, J. E. Ford, F. E. Kiamilev, R. G. Rozier, S. Hunsche, K. W. Goossen, B. Tseng, J. A. Walker, J. E. Cunniugham, W. Y. Jan, and M. C. Nuss, "The AMOEBA switch: An optoelectronic switch for multiprocessor networking using dense-WDM," IEEE J. Select. Topics Quantum Electron., vol. 5, pp. 261-275, Mar./Apr. 1999.
5. A. L. Lentine, K. W. Goossen, J. A. Walker, L. M. F. Chirovsky, L. A. D'Asaro, S. P. Hui, B. J. Tseng, R. E. Leibenguth, J. E. Cunningham, W. Y. Jan, J.-M. Kuo, D. W. Dahringer, D. P. Kossives, D. D. Bacon, G. Livescu, R. L. Morrison, R. A. Novotny, and D. B. Buchholz, "High-speed optoelectronic VLSI switching chip with > 4000 optical I/O based on flip-chip bonding of MQW modulators and detectors to silicon CMOS," IEEE J. Select. Topics Quantum Electron., vol. 2, pp. 77-84, Apr. 1996.
6. A. L. Lentine, K. W. Goossen, J. A. Walker, J. E. Cunningham, W. Y. Jan, T. K. Woodward, A. V. Krishnamoorthy, B. J. Tseng, S. P. Hui, R. E. Leibenguth, L. M. F. Chirovsky, R. A. Novotny, D. B. Buchholz, and R. L. Morrison, "Optoelectronic VLSI switching chip with greater than 1 Tbit/s potential optical I/O bandwidth," Electron. Lett., vol. 33, pp. 894-895, May 1997.
7. A. C. Walker, M. P. Y. Desmulliez, M. G. Forbes, S. J. Fancey, G. S. Buller, M. R. Taghizadeh, J. A. B. Dines, C. R. Stanley, G. Pennelli, A. R. Boyd, P. Horan, D. Byrne, J. Hegarty, S. Eitel, H.-P. Gauggel, K. H. Gulden, A. Ganthier, P. Benabes, J.-L. Gutzwiller, and M. Goetz, "Design and construction of an optoelectronic crossbar switch containing a terabit per second free-space optical interconnect," IEEE J. Select. Topics Quantum Electron., vol. 5, pp. 236-249, Mar./Apr. 1999.
8. M. B. Venditti, E. Laprise, J. Faucher, P.-O. Laprise, J. E. Lugo, and D. V. Plant, "Design, test, and verification of an optoelectronic-VLSI chip with 540-element receiver/transmitter arrays using differential optical signaling," IEEE J. Select. Topics Quantum Electron., vol. 9, pp. 361-379, Mar./Apr. 2003.
9. R. G. Rozier, F. E. Kiamilev, and A. V. Krishnamoorthy, "Design and evaluation of a photonic FFT processor," J. Parallel Distrib. Comput., vol. 41, pp. 131-136, 1997.
10. C. B. Kuznia, J.-M. Wu, C.-H. Chen, B. Hoanca, L. Cheng, A. G. Weber, and A. A. Sawchuk, "Two-dimensional parallel pipeline smart pixel array cellular logic (SPARCL) processors - Chip design and system implementation," IEEE J. Select. Topics Quantum Electron., vol. 5, pp. 376-386, Mar./Apr. 1999.
11. N. McArdle, M. Naruse, and M. Ishikawa, "Optoelectronic parallel computing using optically interconnected pipelined processing arrays," IEEE J. Select. Topics Quantum Electron., vol. 5, pp. 250-260, Mar./Apr. 1999.
12. C.-S Li, H. S. Stone, Y. Kwark, and C. M. Olsen, "Fully differential optical interconnections for high-speed digital systems," IEEE Trans. VLSI Syst., vol. 1, pp. 151-163, June 1993.
13. C.-S Li and H. S. Stone, "Differential board/backplane optical interconnects for high-speed digital systems Part 1: Theory," J. Lightwave Technol., vol. 11, pp. 1234-1249, July 1993.
14. C. M. Olsen and C.-S Li, "Differential board/backplane optical interconnects for high-speed digital systems Part II: Simulation results," J. Lightwave Technol., vol. 11, pp. 1250-1262, July 1993.
15. A. G. Kirk, D. V. Plant, T. H. Szymanski, Z. G. Vranesic, F. A. P. Tooley, D. R. Rolston, M. H. Ayliffe, F. K. Lacroix, B. Robertson, E. Bernier, and D. F.- Brosseau, "Design and implementation of a modulator-based freespace optical backplane for multiprocessor applications," Appl. Opt., vol. 42, pp. 2465-2481, May 2003.
16. D. R. Rolston, D. V. Plant, T. H. Szymanski, H. S. Hinton, W. S. Hsiao, M. H. Ayliffe, D. Kabal, M. B. Venditti, A. V. Krishnamoorthy, K. W. Goossen, J. A. Walker, B. Tseng, S. P. Hui, J. C. Cunningham, and W. Y. Jan, "A hybrid-SEED smart pixel array for a four-stage intelligent optical backplane dem-onstrator," IEEE J. Select. Topics Quantum Electron., vol. 2, pp. 97-105, Apr. 1996.
17. D. V. Plant, M. B. Venditti, E. Laprise, J. Faucher, K. Razavi, M. Chateauneuf, A. G. Kirk, and J. S. Ahearn, "256 channel bi-directional optical interconnect using VCSEL's and photodiodes on CMOS," J. Lightwave Technol., vol. 19, pp. 1093-1103, Aug. 2001.
18. E. Säckinger and W. Fischer, "A 3-GHz 32-dB CMOS limiting amplifier for SONET OC-48 receivers," IEEE J. Solid-State Circuits, vol. 35, pp. 1884-1888, Dec. 2000.
19. W.-Z. Chen and C.-H. Lu, "A 2.5 Gbps CMOS optical receiver analog front-end," in Proc. IEEE Custom Integrated Circuits Conf., 2002, Paper 20-2, pp. 359-362.
20. H. Ikeda, T. Ohshima, M. Tsunotani, T. Ichioka, and T. Kimura, "An auto-gain control transimpedance amplifier with low noise and wide input dynamic range for 10-Gb/s optical communications systems," IEEE J. Solid-State Circuits, vol. 36, pp. 1303-1308, Sept. 2001.
21. R. M. Hickling, R. A. Kot, M. N. Yagi, R. Nagarajan, W. J. Sha, and R. Craig, "Low power components for 1 Gb/s optical communications: A single-chip 10-channel optical receiver and a clock recovery circuit," in Proc. Gallium Arsenide Integrated Circuit Symp., 1997, pp. 201-204.
22. T. K. Woodward, A. V. Krishnamoorthy, A. L. Lentine, and L. M. F. Chirovsky, "Optical receivers for optoelectronic VLSI," IEEE J. Select. Topics Quantum Electron., vol. 2, pp. 106-116, Apr. 1996.
23. T. K. Woodward, A. V. Krishnamoorthy, K. W. Goossen, J. A. Walker, J. E. Cunningham, W.Y. Jan, L. M. F. Chirovsky, S. P. Hui, B. Tseng, D. Kossives, D. Dahringer, D. Bacon, and R. E. Leibenguth, "Clock-sense-amplifier-based smart-pixel optical receivers," IEEE Photon. Technol. Lett., vol. 8, pp. 1067-1069, Aug. 1996.
24. M. Châteauneuf, A. G. Kirk, D. V. Plant, T. Yamamoto, and J. D. Ahearn, "512-channel vertical-cavity surface-emitting laser based tree-space optical link," Appl. Opt., vol. 41, pp. 5552-5561, Sept. 2002.
25. T. Maj, A. G. Kirk, D. V. Plant, J. F. Fonstad, K. L. Lear, K. Tatah, M. S. Robinson, and J. A. Trezza, "Interconnection of a two-dimensional array of vetical cavity surface emitting lasers to a receiver array via a fiber image guide," Appl. Opt., vol. 39, pp. 683-689, Feb. 2000.
26. T. W. Williams, Ed., VLSI Testing. Amsterdam/New York: North-Holland, 1986.
27. P. H. Bardell, W. H. McAnney, and J. Savir, Built-in Test for VLSI: Pseudorandom Techniques, NY: Wiley, 1987.
28. K. D. Wagner and T. W. Williams, "Design for testability of analog/digital networks," IEEE Trans. Ind. Electron., vol. 36, pp. 227-230, May 1989.
29. M. H. Hafed, N. Abaskharoun, and G. W. Roberts, "A 4-GHz effective sample rate integrated test core for analog and mixed-signal circuits," IEEE J. Solid-State Circuits, vol. 37, pp. 499-514, Apr. 2002.
30. F. E. Kiamilev and A. V. Krishnamoorthy, "A high-speed 32-channel CMOS VCSEL driver with built-in self-test and clock generation circuitry," IEEE. J. Select. Topics Quantum Electron., vol. 5, pp. 287-295, Mar./Apr. 1999.
31. C. F. Hawkins, J. M. Soden, A. W. Righter, and F. J. Ferguson, "Defect classes - An overdue paradigm for CMOS IC testing," in IEEE Int. Test Conf., 1994, Paper 18.3, pp. 413-425.
32. E. Laprise, "Design and Implementation of Optoelectronic-VLSI Chips for Short Reach Optical Interconnects," M. Eng. thesis, McGill University, Montréal, QC, Canada, 2001.
33. T. K. Woodward, A. L. Lentine, A. V. Krishnamoorthy, K. W. Goossen, J. A. Walker, J. E. Cunningham, W. Y. Jan, B. Tseng, S. P. Hui, and R. E. Leibenguth, "Parallel operation of 50 element two-dimensional CMOS smart-pixel receiver array," Electron. Lett., vol. 34, pp. 936-937, May 1998.
34. A. V. Krishnamoorthy, R. G. Rozier, T. K. Woodward, P. Chandramani, K. W. Goossen, B. Tseng, J. A. Walker, J. A. Walker, W. Y. Jan, and J. E. Cunningham, "Triggered receivers for optoelectronic-VLSI," Electron. Lett., vol. 36, pp. 249-250, Feb. 2000.
35. K. R. Shastri, K. N. Wong, and K. A. Yanushefski, "1.7 Gb/s NMOS laser driver," in Proc. IEEE Custom Integrated Circuits Conf., 1988, pp. 5.1.1-5.1.4.
36. T. K. Woodward and A. V. Krishnamoorthy, "1 Gbit/s CMOS photoreceiver with integrated detector operating at 850 nm," Electron. Lett., vol. 34, no. 12, pp. 1252-1253, June 1998.