Algebraic models of correctness for abstract pipelines

Journal of Logic and Algebraic Programming

Volumn 57, Issue 1-2, 2003, Pages 71-107

  Fox, A J C ^a   Harman, N A ^b  

^a UNIVERSITY OF CAMBRIDGE   (United Kingdom)

^b SWANSEA UNIVERSITY   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SOFTWARE; ITERATIVE METHODS; MICROPROCESSOR CHIPS;

PIPELINED SYSTEMS;

ALGEBRA;

EID: 0043031252     PISSN: 15678326     EISSN: None     Source Type: Journal    
DOI: 10.1016/S1567-8326(03)00041-9     Document Type: Article

References (62)

1. Agaard M.D., Cook B., Day N.A., Jones R.B. A framework for microprocessor correctness statements. Margaria T., Melham T. Correct Hardware Design and Verification Methods: Proceedings of CHARME 2001. Lecture Notes in Computer Science. vol. 2144:2001;433-448 Springer-Verlag.
2. Bickford M., Srivas M. Verification of a pipelined processor using Clio. Leeser M., Brown G. Proceedings of the Mathematical Sciences Institute Workshop on Hardware Specifcation, Verification and Synthesis: Mathematical Aspects. Lecture Notes in Computer Science. vol. 408:1990;307-332 Springer-Verlag.
3. Birtwistle G., Graham B. Verifying SECD in HOL. Staunstrup J. Formal methods for VLSI design. 1990;129-177 North-Holland.
4. Bose B., Johnson S.D. DDD-FM9001: Derivation of a verified microprocessor. Pierre L., Milne G. Correct Hardware Design and Verification Methods. Lecture Notes in Computer Science. vol. 683:1993;191-202 Springer-Verlag.
5. Bryant R.E., German S., Velev M.N. Exploiting positive equality in a logic of equality with uninterpreted functions. Halbwachs N., Peled D. Computer Aided Verification: 11th International Conference. Lecture Notes in Computer Science. vol. 1633:1999;470-482 Springer-Verlag.
6. J. Burch, Techniques for verifying superscalar microprocessors, in: Design Automation Conference, 1996.
7. Burch J., Dill D. Automatic verification of pipelined microprocessor control. Dill D. Computer Aided Verification: 6th International Conference. Lecture Notes in Computer Science. vol. 818:1994;68-80 Springer-Verlag.
8. M. Clavel, F. Durán, S. Eker, P. Lincoln, N. MartíOliet, J. Meseguer, J. Quesada, Maude: Specification and programming in rewriting logic, Technical report, Computer Science Laboratory, SRI International, 1999.
9. Cohn A. A proof of correctness of the Viper microprocessor: the first levels. Birtwistle G., Subrahmanyam P.A. VLSI Specification, verification and synthesis. 1987;27-72 Kluwer Academic Publishers.
10. B. Cook, J. Launchbury, J. Matthews, Specifying superscalar microprocessors in Hawk, in: M. Sheeran (Ed.), Workshop on formal methods for hardware Marstrand, Sweden, 1998.
11. Cyrluk D. Inverting the abstraction mapping: A methodology for hardware verification. Camilleri A., Srivas M. Formal Methods in Computer-Aided Design. Lecture Notes in Computer Science. vol. 1166:1996;172-186 Springer-Verlag.
12. D. Cyrluk, J. Rushby, M. Srivas, Systematic formal verification of interpreters, in: IEEE international conference on formal engineering methods (ICFEM'97), 1997, pp. 140-149.
13. Ehrig H., Mahr B. Fundamentals of algebraic specification I: equations and initial semantics. EATCS Monograph, vol. 6. 1985;Springer-Verlag.
14. A.J.C. Fox, Algebraic representation of advanced microprocessors, Ph.D. Thesis, Department of Computer Science, University of Wales Swansea, 1998.
15. A.J.C. Fox, An algebraic framework for modelling and verifying microprocessors using HOL, Technical Report 512, Computer Laboratory, University of Cambridge, 2001.
16. A.J.C. Fox, A HOL specification of the ARM instruction set architecture, Technical Report, Computer Laboratory, University of Cambridge, 2001.
17. Fox A.J.C., Harman N.A. An algebraic model of correctness for superscalar microprocessors. Srivas A.C. Formal Methods in Computer-Aided Design. Lecture Notes in Computer Science. vol. 1166:1996;346-361 Springer-Verlag.
18. Fox A.J.C., Harman N.A. Algebraic models of superscalar microprocessor implementations: A case study. Möller B., Tucker J.V. Prospects for Hardware Foundations. Lecture Notes in Computer Science. vol. 1546:1998;Springer-Verlag.
19. Fox A.J.C., Harman N.A. Algebraic models of correctness for microprocessors. Formal Aspects of Computer Science. 12:2000;298-312.
20. M.J.C. Gordon, Proving a computer correct with the LCF-LSM hardware verification system, Technical Report 42, Computer Laboratory, University of Cambridge, 1983.
21. Gordon M.J.C., Melham T.F. Introduction to HOL. 1993;Cambridge University Press.
22. Graham B. The SECD Microprocessor: A Verification Case Study. 1992;Kluwer.
23. N.A. Harman, Correctness and verification of hardware systems using Maude, Technical Report Computer Science Report, University of Wales Swansea, 2000.
24. Harman N.A. Verifying a simple pipelined microprocessor using Maude. Cerioli M., Reggio G. Recent Trends in Algebraic Development Techniques: 15th International Workshop, WADT 2001, Genova, Italy, April 2001. Lecture Notes in Computer Science. vol. 2267:2001;128-151 Springer-Verlag.
25. Harman N.A., Tucker J.V. Clocks, retimings and the formal specification of a UART. Milne G.J. The Fusion of Hardware Design and Verification. 1988;375-396 North-Holland.
26. Harman N.A., Tucker J.V. Algebraic models of microprocessors: architecture and organisation. Acta Informatica. 33:1996;421-456.
27. Harman N.A., Tucker J.V. Algebraic models of microprocessors: the verification of a simple computer. Stavridou V. Proceedings of the 1995 IMA Conference on Mathematics for Dependable Systems. 1997;Oxford University Press.
28. Hennessy J.L., Patterson D.A. Computer architecture: a quantative approach. 1996;Morgan Kaufman.
29. Hosabettu R., Srivas M., Gopalakrishnan G. Decomposing the proof of correctness of pipelined microprocessors. Hu A.J., Vardi M.Y. Computer Aided Verification: 10th International Conference. Lecture Notes in Computer Science. vol. 1427:1998;122-134 Springer-Verlag.
30. Hosabettu R., Gopalakrishnan G., Srivas M. Verifying advanced microarchitectures that support speculation and exceptions. Allen Emerson E., Prasad Sistla A. Computer Aided Verification: 12th International Conference. Lecture Notes in Computer Science. vol. 1855:2000;521-537 Springer-Verlag.
31. Hunt W.A. Microprocessor design verification. Journal of Automated Reasoning. 5(4):1989;429-460.
32. Hunt W. A formal HDL and its use in the FM9001 verification. Hoare C.A.R., Gordon M. Mechanized Reasoning in Hardware Design. 1992;Prentice-Hall.
33. Hunt W. FM8501: A verified microprocessor. Lecture Notes on Artificial Intelligence, vol. 795. 1994;Springer-Verlag.
34. Jhala R., McMillan K.L. Microarchitecture verification by compositional model checking. Berry G., Comon H., Finkel A. Computer Aided Verification: 13th International Conference. Lecture Notes in Computer Science. vol. 2102:2001;396-410 Springer-Verlag.
35. Jones R.B., Skakkebæk J.U., Dill D. Reducing manual abstraction in formal verification of out-of-order execution. Gopalakrishnan G., Windley P. Formal Methods in Computer-Aided Design, FMCAD 98. Lecture Notes in Computer Science. vol. 1522:1998;2-17 Springer-Verlag.
36. Joyce J. Formal verification and implementation of a microprocessor. Birtwistle G., Subrahmanyam P.A. VLSI Specification, Verification and Synthesis. 1987;129-159 Kluwer Academic Publishers.
37. S. Krstic, B. Cook, J. Launchbury, J. Matthews, A correctness proof of a speculative, superscalar, out-of-order, renaming microarchitecture, Technical report, Oregon Graduate Institute, 1998.
38. Landin P. On the mechanical evaluation of expressions. Computer Journal. 6:1963;308-320.
39. Leiserson C.E., Rose F.M., Saxe J.B. Optimizing synchronous circuitry by retiming. Bryant R. Third Caltech Conference on VLSI. vol. 1983:1983;87-116 Computer Science Press, Rockville, MD.
40. Manolios P. Correctness of pipelined machines. Hunt W., Johnson S. Proceedings of FMCAD 2000. Lecture Notes in Computer Science. vol. 1954:2000;161-178 Springer-Verlag.
41. May D., Barrett G., Shepard D. Designing chips that work. Hoare C.A.R., Gordon M.J.C. Mechanized Reasoning and Hardware Design. 1992;Prentice-Hall.
42. McEvoy K., Tucker J.V. Theoretical foundations of VLSI design. Tracts in Theoretical computer Science, vol. 10. 1990;Cambridge University Press.
43. Meinke K., Tucker J.V. Universal algebra. Maibaum T.S.E., Abramsky S., Gabbay D. Handbook of Logic in Computer Science. 1992;189-411 Oxford University Press.
44. Melham T.F. Higher order logic and hardware verification. Tracts in Theoretical Computer Science, vol. 31. 1993;Cambridge University Press.
45. S. Miller, M. Srivas, Formal verification of an avionics microprocessor, Technical report, SRI International Computer Science Laboratory CSL-95-04, 1995.
46. S. Miller, M. Srivas, Formal verification of the AAMP5 microprocessor: a case study in the industrial use of formal methods, in: Proceedings of WIFT 95, Boca Raton, 1995.
47. Möller B., Tucker J.V. Prospects for hardware foundations. Lecture Notes in Computer Science, vol. 1546. 1998;Springer-Verlag.
48. Owre S., Rushby J., Shankar N., Srivas M. A tutorial on using PVS. Proceedings of TPCD 94. Lecture Notes in Computer Science. vol. 901: 1994;258-279 Springer-Verlag.
49. Roscoe W. Occam in the specification and verification of microprocessors. Hoare C.A.R., Gordon M.J.C. Mechanized Reasoning and Hardware Design. 1992;Prentice-Hall.
50. Sawada J., Hunt W.A. Processor verification with precise exceptions and speculative execution. Hu A.J., Vardi M.Y. Computer Aided Verification: 10th International Conference. Lecture Notes in Computer Science. vol. 1427:1998;135-147 Springer-Verlag.
51. Sawada J., Hunt W.A. Hardware modeling using function encapsulation. Hunt W., Johnson S. Proceedings of FMCAD 2000. Lecture Notes in Computer Science. vol. 1954:2000;234-245 Springer-Verlag.
52. Seal D. ARM Architectural Reference Manual. second ed. 2000;Addison-Wesley.
53. Skakkebæk J.U., Jones R.B., Dill D. Formal verification of out-of-order execution using incremental flushing. Hu A.J., Vardi M.Y. Computer Aided Verification: 10th International Conference. Lecture Notes in Computer Science. vol. 1427:1998;98-109 Springer-Verlag.
54. Srivas M., Bickford M. Formal verification of a pipelined microprocessor. IEEE Software. 7(5):1991;52-64.
55. Stavridou V. Formal specification of digital systems. Tracts in Theoretical Computer Science, vol. 37. 1993;Cambridge University Press.
56. Su J., Dill D., Barrett C. Automatic generation of invariants in processor verification. Camilleri A., Srivas M. Formal Methods in Computer-Aided Design. Lecture Notes in Computer Science. vol. 1166: 1996;377-388 Springer-Verlag.
57. Velev M.N. Formal verification of VLIW microprocessors with speculative execution. Allen Emerson E., Prasad Sistla A. Computer Aided Verification: 12th International Conference. Lecture Notes in Computer Science. vol. 1855:2000;296-311 Springer-Verlag.
58. Wechler W. Universal algebra for computer scientists. EATCS Monograph. 1991;Springer-Verlag, Berlin.
59. Windley P. A theory of generic interpreters. Pierre L., Milne G. Correct Hardware Design and Verification Methods. Lecture Notes in Computer Science. vol. 683:1993;122-134 Springer-Verlag.
60. Windley P., Burch J. Mechanically checking a lemma used in an automatic verification tool. Camilleri A., Srivas Formal Methods in Computer-Aided Design. Lecture Notes in Computer Science. vol. 1166:1996;362-376 Springer-Verlag.
61. P. Windley, M. Coe, A correctness model for pipelined microprocessors, in: Proceedings of the 2nd Conference on Theorem Provers in Circuit Design, 1994.
62. Wirsing M. Algebraic specification. van Leeuwen J. Formal Models and Semantics. Handbook of Theoretical Computer Science. vol. B:1990;675-788 Elsevier.