Verifying a simple pipelined microprocessor using Maude

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2267 LNCS, Issue , 2002, Pages 128-151

  Harman, N A ^a  

^a SWANSEA UNIVERSITY   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

ALGEBRA; ARTIFICIAL INTELLIGENCE; COMPUTER SCIENCE; COMPUTERS;

INITIAL STATE; ITERATED MAPS; META LEVELS; STATE EXPLORATION; STATE-SETS; TERM REWRITING; THEORETICAL MODELING;

PIPELINES; ALGEBRA;

EID: 77951139654     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-45645-7_7     Document Type: Conference Paper

References (35)

1. G Birtwistle and B Graham. Verifying SECD in HOL. In J Staunstrup, editor, Formal Methods for VLSI Design, pages 129 - 177. North-Holland, 1990.
2. J Burch. Techniques for verifying superscalar microprocessors. In Design Automation Conference, 1996.
3. J Burch and D Dill. Automatic verification of pipelined microprocessor control. In D Dill, editor, Proceedings of the 6th International Conference, CAV'94: Computer-Aided Verification, pages 68 - 80. Lecture Notes in Computer Science 818, Springer-Verlag, 1994.
4. M Clavel, F Durán, S Eker, P Lincoln, N MartíOliet, J Meseguer, and J Quesada. Maude: Specification and programming in rewriting logic. Technical report, Computer Science Laboratory, SRI International, 1999.
5. A Cohn. A proof of correctness of the Viper microprocessor: the rst levels. In G Birtwistle and P A Subrahmanyam, editors, VLSI Specification, Verification and Synthesis, pages 27 - 72. Kluwer Academic Publishers, 1987.
6. B Cook, J Launchbury, and J Matthews. Specifying superscalar microprocessors in Hawk. In M Sheeran, editor, Workshop on Formal Methods for Hardware (Marstrand, Sweden), 1998.
7. D Cyrluk, J Rushby, and M Srivas. Systematic formal verification of interpreters. In IEEE International Conference on Formal Engineering Methods (ICFEM'97, pages 140 - 149, 1997.
8. A C J Fox. Algebraic Representation of Advanced Microprocessors. PhD thesis, Department of Computer Science, University of Wales Swansea, 1998.
9. A C J Fox. Algebraic Techniques for Verifying Microprocessors in HOL. Computer Laboratory Report 512, University of Cambridge, 2001.
10. A C J Fox and N A Harman. An algebraic model of correctness for superscalar microprocessors. In Formal Methods in Computer-Aided Design, pages 346 - 361. Lecture Notes in Computer Science 1166, Springer-Verlag, 1996.
11. A C J Fox and N A Harman. Algebraic models of correctness for microprocessors. Formal Aspects of Computer Science, 12:298 - 312, 2000.
12. A C J Fox and N A Harman. Algebraic models of superscalar microprocessor implementations: A case study. In B Möller and J V Tucker, editors, Prospects for Hardware Foundations, pages 138 - 183. Lecture Notes in Computer Science 1546, Springer-Verlag, 1998.
13. A C J Fox and N A Harman. Algebraic models of temporal abstraction for initialised iterated state systems: An abstract pipelined case study. Technical Report CSR 21-98, University of Wales Swansea, 1998, submitted to the Journal of Algebraic and Logic Programming.
14. B Graham. The SECD Microprocessor: a Verification Case Study. Kluwer, 1992.
15. M J C Gordon and T F Melham. Introduction to HOL. Cambridge University Press, 1993.
16. N A Harman. Correctness and verification of hardware systems using Maude. Technical Report Computer Science Report, University of Wales Swansea, 2000.
17. N A Harman and J V Tucker. The formal specification of a digital correlator I: Abstract user specification. In K McEvoy and J V Tucker, editors, Theoretical Foundations for VLSI Design, pages 161 - 262. Cambridge University Press Tracts in Theoretical Computer Science 10, 1990.
18. N A Harman and J V Tucker. Algebraic models of microprocessors: Architecture and organisation. Acta Informatica, 33:421 - 456, 1996.
19. N A Harman and J V Tucker. Algebraic models of microprocessors: the verification of a simple computer. In V Stavridou, editor, Proceedings of the 1995 IMA Conference on Mathematics for Dependable Systems. Oxford University Press, 1997.
20. J L Hennessy and D A Patterson. Computer Architecture: A Quantative Approach. Morgan Kaufman, 1996.
21. R Hosabettu, M Srivas, and G Gopalakrishnan. Decomposing the proof of correctness of pipelined microprocessors. In A J Hu and M Y Vardi, editors, Computer Aided Verification: 10th International Conference, pages 122 - 134. Springer-Verlag, Lecture Notes in Computer Science 1427, 1998.
22. J Sawada W A Hunt. Processor verification with precise exceptions and speculative execution. In A J Hu and M Y Vardi, editors, Computer Aided Verification: 10th International Conference, pages 135 - 147. Springer-Verlag, Lecture Notes in Computer Science 1427, 1998.
23. R B Jones, J U Skakkebæk, and D Dill. Reducing manual abstraction in formal verification of out-of-order execution. In G Gopalakrishnan and P Windley, editors, Formal Methods in Computer-Aided Design, FMCAD 98, pages 2 - 17. Springer-Verlag, Lecture Notes in Computer Science 1522, 1998.
24. J U Skakkebæk, R B Jones, and D Dill. Formal verification of out-of-order execution using incremental flushing. In A J Hu and M Y Vardi, editors, Computer Aided Verification: 10th International Conference, pages 98 - 109. Springer-Verlag, Lecture Notes in Computer Science 1427, 1998.
25. S Krstic, B Cook, J Launchbury, and J Matthews. A correctness proof of a speculative, superscalar, out-of-order, renaming microarchitecture. Technical report, Oregon Graduate Institute, 1998.
26. F Durán M Clavel, S Eker, and J Meseguer. Building equational proving tools by reflection in rewriting logic. In K Futatsugi, A T Nakagawa and T Tamai, editors, CAFE: An Industrial-Strength Algebraic Formal Method, pages 1 - 31, Elsevier, 2000.
27. K Meinke and J V Tucker. Universal algebra. In T S E Maibaum S Abramsky, D Gabbay, editor, Handbook of Logic in Computer Science, pages 189 - 411. Oxford University Press, 1992.
28. S Miller and M Srivas. Formal verification of the AAMP5 microprocessor: a case study in the industrial use of formal methods. In Proceedings of WIFT 95, Boca Raton, 1995.
29. S Owre, J Rushby, N Shankar, and M Srivas. A tutorial on using PVS. In Proceedings of TPCD 94, pages 258-279. Lecture Notes in Computer Science 901, Springer-Verlag, 1994.
30. M Srivas, H Rueß, and D Cyrluk. Hardware verification using PVS. In T Kropf, editor, Formal Hardware Verification, pages 156 - 205. Springer-Verlag, Lecture Notes in Computer Science 1287, 1997.
31. K Stephenson. An Algebraic Approach to Syntax, Semantics and Compilation. PhD thesis, University of Wales Swansea Computer Science Department, 1996.
32. K Stephenson. Algebraic specification of the Java virtual machine. In B Möller and J V Tucker, editors, Prospects for Hardware Foundations. Lecture Notes in Computer Science 1546, Springer-Verlag, 1998.
33. P Windley and J Burch. Mechanically checking a lemma used in an automatic verification tool. In A Camilleri M Srivas, editor, Formal Methods in Computer- Aided Design, pages 362 - 376. Lecture Notes in Computer Science 1166, Springer- Verlag, 1996.
34. P Windley and M Coe. A correctness model for pipelined microprocessors. In Proceedings of the 2nd Conference on Theorem Provers in Circuit Design, 1994.
35. M Wirsing. Algebraic specification. In J van Leeuwen, editor, Handbook of Theoretical Computer Science, Volume B: Formal Models and Semantics, pages 675 - 788. Elsevier, 1990.