Microarchitecture verification by compositional model checking

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2102, Issue , 2001, Pages 396-410

  Jhala, Ranjit ^a   McMillan, Kenneth L ^b  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b LAWRENCE BERKELEY NATIONAL LABORATORY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED ANALYSIS; COMPUTER ARCHITECTURE;

BRANCH PREDICTION; COMPOSITIONAL MODELING; MICRO ARCHITECTURES; MODERN MICROPROCESSOR; OUT-OF-ORDER EXECUTION; RE ORDERINGS; SPECULATIVE EXECUTION;

MODEL CHECKING;

EID: 84958763689     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-44585-4_40     Document Type: Conference Paper

References (9)

1. T. Arons and A. Pnueli. Verifying Tomasulo’s algorithm by refinement. In 12th Int. Conf. on VLSI Design (VLSI'99), pages 306-9. IEEE Comput. Soc., June 1999.
2. J. R. Burch and D. L. Dill. Automated verification of pipelined microprocessor control. InD. L. Dill, editor, Computer-Aided Verification (CAV94), LNCS 818, pages 68-80. Springer-Verlag, 1994.
3. R. Hosabettu, G. Gopalakrishnan, and M. Srivas. Verifying advanced microarchitectures that support speculation and exceptions. In E. A. Emerson and A. P. Sistla, editors, Computer-Aided Verification (CAV2000),ILNCS 1855, pages 521-37. Springer-Verlag, 2000.
4. M. Kaufmann and J. S. Moore. ACL2: An industrial strength version of Nqthm. In Conf. on Computer Assurance (COMPASS-96), pages 23-34. IEEE Comp. Soc. Press, 1996.
5. K. L. McMillan. A methodology for hardware verification using compositional model checking. Sci. of Comp. Prog., 37(1-3):279-309, May 2000.
6. S. Owre, J. Rushby, N. Shankar, and F. von Henke. Formal verification for fault tolerant architectures: Prolegomena to the design of PVS. IEEE Trans. on Software Eng., 21(2):17-125, Feb 1995.
7. J. Sawada and W. D. Hunt. Processor verification with precise exceptions and speculative execution. In A. J. Hu and M. Y. Vardi, editors, Computer-Aided Verification (CAV98), LNCS 1427, pages 135-146. Springer, 1998.
8. R. M. Tomasulo. An efficient algorithm for exploiting multiple arithmetic units. IBM J. of Research and Development, 11(1):25-33, Jan. 1967.
9. M. Velev and R. E. Bryant. Formal verification of superscalar micropro­cessors with multicycle functional units, exceptions and branch prediction. In 37th Design Automation Conference (DAC 2000). IEEE, June 2000.