An algebraic model of correctness for superscalar microprocessors

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1166, Issue , 1996, Pages 346-361

  Fox, Anthony C J ^a   Harman, Neal A ^a  

^a SWANSEA UNIVERSITY   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

ABSTRACTING; ALGEBRA; COMPUTER AIDED DESIGN; PROGRAM PROCESSORS;

ALGEBRAIC MODELING; LEVELS OF ABSTRACTION; PROGRAM ORDER; SUPERSCALAR; SUPERSCALAR MICRO-PROCESSORS; SUPERSCALAR PROCESSOR;

FORMAL METHODS;

EID: 84957654249     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/BFb0031820     Document Type: Conference Paper

References (34)

1. T Arora, T Leung, K Levitt, T Schubert, and P Windley. Report on the UCD mic-rocoded viper verification project. In Higher-Order Logic Theorem Proving and its Applications, pages 239-252. lecture Notes in Computer Science 780, Springer-Verlag, 1993.
2. G Birtwistle and B Graham. Verifying SECD in HOL. In J Staunstrup, editor, Formal Methods for VLS1 Design, pages 129-177. North-Holland, 1990.
3. B Bose and S D Johnson. DDD-FM9001: Derivation of a verified microprocessor. In L Pierre G Milne, editor, Correct Hardware Design and Verification Methods, pages 191-202. Lecture Notes in Computer Science 683, Springer-Verlag, 1993.
4. A Cohn. A proof of correctness of the VIPER microprocessor: the first levels. In G Birtwistle and P A Subrahmanyam, editors, VLSI Specification, Verification and Synthesis, pages 27-72. Kluwer Academic Publishers, 1987.
5. W J Cullyer. Implementing safety critical systems: the viper microprocessor. In G Birtwistle and P A Subrahmanyam, editors, VLSI Specification, Verification, and Synthesis, pages 1-26. Kluwer Academic Publishers, 1987.
6. D Cyluk. Microprocessor verification in PVS. Technical report, SRI International Computer Science Laboratory Technical Report CSL-93-12, 1993.
7. A C J Fox and N A Harman. Algebraic models of correctness for microprocessors. Technical Report CSR 6-96, University of Wales Swansea, 1996.
8. A C J Fox and N A Harman. Algebraic models of microprocessors: Representation of advanced structures. Technical report, University of Wales Swansea, 1996.
9. M Gordon. Proving a computer correct with the LCF-LSM hardware verification system. Technical report, Technical Report No. 42, Computer Laboratory, University of Cambridge, 1983.
10. M J C Gordon and T Melham. Introduction to HOL. Carnbridge University Press, 1993.
11. B Graham. The SECD Microprocessor: a Verification Case Study. Kluwer, 1992.
12. B Graham and G Birtwistle. Formalising the design of an SECD chip. In M Leeser and G Brown, editors, Hardware Specification, Verification and Synthesis: Mathematical Aspects, pages 40-66. Lecture Notes in Computer Science 408, Springer Verlag, 1990.
13. N A Harman and J V Tucker. Clocks, retimings, and the formal specification of a UART. In G J Milne, editor, The Fusion of Hardware Design and Verification, pages 375-396. North-Holland, 1988.
14. N A Harman and J V Tucker. Algebraic models and the correctness of microprocessors. In L Pierre G Milne, editor, Correct Hardware Design and Verification Methods. Lecture Notes in Computer Science 683, Springer-Verlag, 1993.
15. N A Harman and J V Tucker. Algebraic models of microprocessors: Architecture and organisation. Technical report, Acta Informatica vol. 33, in press (University of Wales, Swansea, Computer Science Report CSR 9-94), 1995.
16. N A Harman and J V Tucker. Algebraic models of microprocessors: the verification of a simple computer. Proceedings of the 2nd IMA Conference on Mathematics for Dependable Systems, to appear, 1995.
17. W Hunt. FM8501: A Verified Microprocessor. Lecture Notes on Artificial Intelligence 795, Springer Verlag, 1994.
18. W A Hunt. Microprocessor design verification. Journal of Automated Reasoning, 5(4):429-460, 1989.
19. J Joyce. Formal verification and implementation of a microprocessor. In G Birtwisfle and P A Subrahmanyam, editors, VLSI Specification, Verification and Synthesis, pages 129-159. Kluwer Academic Publishers, 1987.
20. P Landin. On the mechanical evaluation of expressions. Computer Journal, 6:308-320, 1963.
21. C E Leiserson, F M Rose, and J B Saxe. Optimizing synchronous circuitry by retiming. In R Bryant, editor, Third Caltech Conference on VLSI, volume 1983, pages 87-116. Computer Science Press, 1803 Research Boulevard, Rockville MD 20850, 1983.
22. K Meinke and J V Tucker. Universal algebra. In T S E Maibaum S Abramsky, D Gabbay, editor, Handbook of Logic in Computer Science, pages 189-411. Oxford University Press, 1992.
23. T Melham. Using recursive types to reason about hardware in higher order logic. In G J Milne, editor, The Fusion of Hardware Design and Verification, pages 27-50. North- Holland, 1988.
24. T F Melham. Higher Order Logic and Hardware Verification. Cambridge University Press Tracts in Theoretical Computer Science 31, 1993.
25. S Miller and M Srivas. Formal verification of an avionics microprocessor. Technical report, SRI International Computer Science Laboratory Technical Report CSL-95-04, 1995.
26. S Miller and M Srivas. Formal verification of the AAMP5 microprocessor: a case study in the industrial use of formal methods. In Proceedings of WIFT 95, Boca Raton, 1995.
27. S Owre, J Rushby, N Shankar, and M Srivas. A tutorial on using PVS. In Proceedings of TPCD 94, pages 258-279. Lecture Notes in Computer Science 901, Springer-Verlag, 1994.
28. J E Smith and G S Sohi. The microarchitecture of superscalar processors. In Proceedings of the IEEE, volume 83, pages 1609-1624, December 1995.
29. V Stavridou. Formal Specification of Digital Systems. Cambridge University Press Tracts in Theoretical Computer Science 37, 1993.
30. S Tahar and R Kumar. Implementing a methodology for formally verifying RISC processors in HOE In Higher-Order Logic Theorem Proving and its Applications, pages 281-294. Lecture Notes in Computer Science 780, Springer-Verlag, 1993.
31. R M Tomasulo. An efficient algorithm for exploiting multiple arithmetic units. IBMJ. Res. Develop., pages 176-188, January 1967.
32. W Wechler. Universal Algebra for Computer Scientists. EATCS Monograph, Springer- Verlag, 1991.
33. P Windley. A theory of generic interpreters. In L Pierre G Milne, editor, Correct Hardware Design and Verification Methods, pages 122-134. Lecture Notes in Computer Science 683, Springer-Verlag, 1993.
34. P Windley and M Coe. A correctness model for pipelined microprocessors. In Proceedings of the 2nd Conference on Theorem Provers in Circuit Design, 1994.