메뉴 건너뛰기




Volumn , Issue , 2003, Pages 214-217

Measuring the effects of process variations on circuit performance by means of digitally-controllable ring oscillators

Author keywords

[No Author keywords available]

Indexed keywords

DIGITAL CONTROL SYSTEMS; ELECTRIC INVERTERS; MICROPROCESSOR CHIPS; OSCILLATIONS; OSCILLATORS (ELECTRONIC);

EID: 0038642444     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper
Times cited : (43)

References (10)
  • 1
    • 0031077147 scopus 로고    scopus 로고
    • Analysis and decomposition of spatial variation in integrated circuit processes and devices
    • B. E. Stine, E. Chang, D. S. Boning, and J. E. Chung, "Analysis and decomposition of spatial variation in integrated circuit processes and devices," in IEEE Trans. on Semiconduct. Manufact., vol. 10, pp.24-41, 1997.
    • (1997) IEEE Trans. on Semiconduct. Manufact. , vol.10 , pp. 24-41
    • Stine, B.E.1    Chang, E.2    Boning, D.S.3    Chung, J.E.4
  • 2
    • 84949743191 scopus 로고    scopus 로고
    • Modeling and forecasting of manifacturing variations
    • S. R. Nassif, "Modeling and Forecasting of Manifacturing Variations," in Proc. of IEEE ASP-DAC, pp. 145-150, 2001.
    • (2001) Proc. of IEEE ASP-DAC , pp. 145-150
    • Nassif, S.R.1
  • 5
    • 4444321261 scopus 로고    scopus 로고
    • Timing and design closure in physical design flows
    • O. Coudert, "Timing and design closure in physical design flows," in Proc. of ISQED, pp. 511-516, 2002.
    • (2002) Proc. of ISQED , pp. 511-516
    • Coudert, O.1
  • 6
    • 33646924323 scopus 로고    scopus 로고
    • Impact of small process geometries on microarchitectures in systems on a chip
    • D. Sylvester, and K. Keutzer, "Impact of Small Process Geometries on Microarchitectures in Systems on a Chip," in Proceedings of the IEEE, vol. 89, no. 4, pp. 467-489, 2001.
    • (2001) Proceedings of the IEEE , vol.89 , Issue.4 , pp. 467-489
    • Sylvester, D.1    Keutzer, K.2
  • 7
    • 0034829997 scopus 로고    scopus 로고
    • Circuits for on-chip sub-nanosecond signal capture and characterization
    • N. Abaskharoun, et al., "Circuits for on-chip sub-nanosecond signal capture and characterization," in Proc. of IEEE Conf. on Custom Integrated Circuits, pp. 251-254, 2001.
    • (2001) Proc. of IEEE Conf. on Custom Integrated Circuits , pp. 251-254
    • Abaskharoun, N.1
  • 8
    • 0030082886 scopus 로고    scopus 로고
    • A time digitizer cmos gate array with a 250ps time resolution
    • Y.Arai, M.Ikeno, "A time digitizer Cmos Gate Array with a 250ps Time Resolution" in IEEE J. Solid-State Circuits, vol.31, no.2, 1996.
    • (1996) IEEE J. Solid-State Circuits , vol.31 , Issue.2
    • Arai, Y.1    Ikeno, M.2
  • 10
    • 77956551782 scopus 로고    scopus 로고
    • http://www.ni.com/
    • National Instruments, "NI Lab VIEW", http://www.ni.com/
    • NI Lab VIEW


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.