Efficient inductance calculation in interconnect structures by applying the Monte Carlo method

Microelectronics Journal

Volumn 34, Issue 9, 2003, Pages 815-821

  Harlander, Christian ^a   Sabelka, Rainer ^a   Selberherr, Siegfried ^a  

^a INSTITUTE FOR MICROELECTRONICS   (Austria)

Author keywords

Finite element method; Inductance; Interconnect analysis; Monte Carlo method

Indexed keywords

ALGORITHMS; CURRENT DENSITY; FINITE ELEMENT METHOD; INDUCTANCE; MONTE CARLO METHODS;

INTERCONNECT STRUCTURES;

MICROELECTRONICS;

EID: 0038486970     PISSN: 00262692     EISSN: None     Source Type: Journal    
DOI: 10.1016/S0026-2692(03)00147-2     Document Type: Article

References (25)

1. Harlander C., Sabelka R., Selberherr S. Inductance calculation in interconnect structures, Proceedings of the Third International Conference on Modeling and Simulation of Microsystems, San Diego, CA, USA, 2000, pp. 416-419.
2. Deutsch A., Kopcsay G.V., Restle P.J., Smith H.H., Katopis G., Becker W.D., Coteus P.W., Surovic C.W., Rubin B.J., Gallo J.D.R.P.T., Jenkins K.A., Terman L.M., Dennard R.H., Sai-Halasz G.A., Krauter B.L., Knebel D.R. When are transmission-line effects important for on-chip interconnections? IEEE Transactions on Microwave Theory and Techniques. 45:(10):1997;1836-1846.
3. Bohr M. Interconnect scaling - the real limiter to high performance ULSI, Proceedings of the International Electronic Devices Meeting, 1995;. pp. 241-244.
4. Su H., Sapatnekar S. Hybrid structured clock network construction, Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, San Jose, USA, 2001, pp. 333-336.
5. Rey J., Li J., Boksha V., Adalsteinsson D., Sethian J. Topography simulation for interconnect deposition. Solid State Technology. 2:1998;77-82.
6. Kuhlmann M., Sapatnekar S. Exact and efficient crosstalk estimation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 20:(7):2001;858-866.
7. Alpert C.J., Hu J., Sapatnekar S.S., Villarrubia P.G. A practical methodology for early buffer and wire resource allocation, Proceedings of the Design Automation Conference'01, 38th Design Automation Conference, Las Vegas, USA, 2001, pp. 189-193.
8. Massoud Y., Majors S., Bustami T., White J. Layout techniques for minimizing on-chip interconnect self inductance, Proceedings of the Design Automation Conference'98, ACM, San Francisco, USA, 1998, pp. 566-571.
9. Ma J.D.Z., He L. Formulae abd applications of interconnect estimation considering shield insertion and net ordering, Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, San Jose, USA, 2001, pp. 327-332.
10. Rosa E.B. The self and mutual inductances of linear conductors. Bulletin of the Bureau of Standards. 4:(2):1907;301-344.
11. Hoer C., Love C. Exact inductance equations for rectangular conductors with applications to more complicated geometries. Journal of Research of the National Bureau of Standards. 69C:(2):1965;127-137.
12. Ruehli A.E. Inductance calculations in a complex integrated circuit environment. IBM Journal of Research and Development. 16:(5):1972;470-481.
13. Weeks W.T., Wu L.L., McAllister M.F., Singh A. Resistive and inductive skin effect in rectangular conductors. IBM Journal of Research and Development. 23:(6):1979;652-660.
14. Kamon M., Tsuk M.J., White J. FastHenry: a multipole accelerated 3-D inductance extraction program. IEEE Transactions on Microwave Theory and Techniques. 42:(9):1994;1750-1758.
15. Niknejad A.M., Analysis and optimization of monolithic inductors and transformers for RF ICs, Meyer R.G. Proceedings of the IEEE Custom Integrated Circuits Conference, 1997, pp. 375-378.
16. Grover F.W. Inductance Calculations: Working Formulas and Tables. 1946;D. Van Nostrand Company, New York.
17. Sabelka R., Selberherr S. A finite element simulator for three-dimensional analysis of interconnect structures. Microelectronics Journal. 32:(2):2001;163-171.
18. W. Pyka, R. Martins, S. Selberherr, Optimized algorithms for three-dimensional cellular topography simulation, IEEE Journal of Technology Computer Aided Design 2000 http://www.ieee.org/products/online/journal/tcad/accepted/Pyka-March00/.
19. Martins R., Pyka W., Sabelka R., Selberherr S. Modeling integrated circuit interconnections, Proceedings of the International Conference on Microelectronics and Packaging, Curitiba, Brazil, 1998, pp. 144-151.
20. Martins R., Selberherr S. Layout data in TCAD frameworks, Modelling and Simulation, Society for Computer Simulation International, 1996.
21. Fleischmann P., Pyka W., Selberherr S. Mesh generation for application in technology CAD. IEICE Transactions on Electronics. E82-C:(6):1999;937-947.
22. Bauer R., Selberherr S. Preconditioned CG-solvers and finite element grids, Proceedings of the CCIM, Breckenridge, USA, vol. 2:1994.
23. Schroeder W., Martin K., Lorensen B. The Visualization Toolkit: an Object-Oriented Approach to 3D Graphics. 1996;Prentice-Hall, Englewood Cliffs, NJ.
24. Stroud A.H. Approximate Calculation of Multiple Integrals. 1971;Prentice-Hall, Englewood Cliffs, NJ.
25. G. Leonhardt, W. Fichtner, Acceleration of inductance extraction by means of the Monte Carlo method, Technical Report 99/8, Integrated Systems Laboratory, ETH Zürich, 1999.