메뉴 건너뛰기




Volumn 50, Issue 2, 2003, Pages 433-439

Impact of interfacial layer and transition region on gate current performance for high-K gate dielectric stack: Its tradeoff with gate capacitance

Author keywords

Gate capacitance; Gate current; High K gate stack; Semiconductor device modeling

Indexed keywords

CAPACITANCE; CURRENT VOLTAGE CHARACTERISTICS; INSULATING MATERIALS; LEAKAGE CURRENTS; NITRIDES; PERMITTIVITY; SEMICONDUCTOR DEVICE MODELS; SILICON COMPOUNDS;

EID: 0038394712     PISSN: 00189383     EISSN: None     Source Type: Journal    
DOI: 10.1109/TED.2003.809433     Document Type: Article
Times cited : (17)

References (14)
  • 6
    • 0032096868 scopus 로고    scopus 로고
    • Tunneling leakage current in oxynitride: Dependence on oxygen/nitrogen content
    • X. Guo and T. P. Ma, "Tunneling leakage current in oxynitride: Dependence on oxygen/nitrogen content," IEEE Electron Device Lett., vol. 19, pp. 207-209, 1998.
    • (1998) IEEE Electron Device Lett. , vol.19 , pp. 207-209
    • Guo, X.1    Ma, T.P.2
  • 7
    • 0030387118 scopus 로고    scopus 로고
    • Gate oxide scaling limits and projection
    • C. Hu, "Gate oxide scaling limits and projection," in IEDM Tech. Dig., 1996, pp. 319-322.
    • (1996) IEDM Tech. Dig. , pp. 319-322
    • Hu, C.1
  • 8
    • 0031078966 scopus 로고    scopus 로고
    • Electron and hole quantization and their impact on deep submicron silion p- and n-MOSFET characteristics
    • Feb.
    • S. Jallepalli, J. Bude, W.-K. Shih, M. R. Pinto, C. M. Maziar, and A. F. Tasch, "Electron and hole quantization and their impact on deep submicron silion p- and n-MOSFET characteristics," IEEE Trans. Electron Devices, vol. 44, pp. 297-303, Feb. 1997.
    • (1997) IEEE Trans. Electron Devices , vol.44 , pp. 297-303
    • Jallepalli, S.1    Bude, J.2    Shih, W.-K.3    Pinto, M.R.4    Maziar, C.M.5    Tasch, A.F.6
  • 10
    • 0034790380 scopus 로고    scopus 로고
    • MOS devices with high quality ultra thin CVD ZrO2 gate dielectrics and self-aligned TaN and TaN/poly-si gate electrodes
    • C. H. Lee, Y. H. Kim, H. F. Luan, S. J. Lee, T. S. Jeon, W. P. Bai, and D.-L. Kwong, "MOS devices with high quality ultra thin CVD ZrO2 gate dielectrics and self-aligned TaN and TaN/poly-si gate electrodes," VLSI, pp. 137-138, 2001.
    • (2001) VLSI , pp. 137-138
    • Lee, C.H.1    Kim, Y.H.2    Luan, H.F.3    Lee, S.J.4    Jeon, T.S.5    Bai, W.P.6    Kwong, D.-L.7
  • 12
    • 0037492111 scopus 로고    scopus 로고
    • The University of Texas at Austin, UTQUANT Manual, 1997.
    • (1997) UTQUANT Manual
  • 13
    • 27844583800 scopus 로고
    • The constitution of mixed crystals and the space occupied by atoms
    • L. Vegard, "The constitution of mixed crystals and the space occupied by atoms," Z. Phys., vol. 5, pp. 17-26, 1921.
    • (1921) Z. Phys. , vol.5 , pp. 17-26
    • Vegard, L.1
  • 14
    • 0034452583 scopus 로고    scopus 로고
    • Band diagram and carrier conduction mechanism in ZrO2/Zr-silicate/Si MIS structure fabricated by pulsed-laser-ablation deposition
    • T. Yamaguchi, H. Satake, N. Fukushima, and A. Toriumi, "Band diagram and carrier conduction mechanism in ZrO2/Zr-silicate/Si MIS structure fabricated by pulsed-laser-ablation deposition," in IEDM Tech. Dig., 2000, pp. 19-22.
    • (2000) IEDM Tech. Dig. , pp. 19-22
    • Yamaguchi, T.1    Satake, H.2    Fukushima, N.3    Toriumi, A.4


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.