SiGe BiCMOS integrated circuits for high-speed serial communication links

IBM Journal of Research and Development

Volumn 47, Issue 2-3, 2003, Pages 259-282

  Friedman, Daniel J ^a   Meghelli, Mounir ^a   Parker, Benjamin D ^a   Yang, Jungwook ^b   Ainspan, Herschel A ^a   Rylyakov, Alexander V ^a   Kwark, Young Hoon ^a   Ritter, Mark B ^a   Shan, Lei ^a   Zier, Steven J ^c   Sorna, Michael ^c   Soyuer, Mehmet ^a  

^a IBM T J WATSON RESEARCH CENTER   (United States)

^b SMaL Camera Technologies   (United States)

^c IBM MICROELECTRONICS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BROADBAND NETWORKS; CMOS INTEGRATED CIRCUITS; DEMULTIPLEXING; ELECTROMAGNETIC WAVE ABSORPTION; INTEGRATED CIRCUIT LAYOUT; MULTIPLEXING; SEMICONDUCTING SILICON COMPOUNDS;

SILICON CHIPS;

TELECOMMUNICATION LINKS;

EID: 0038147502     PISSN: 00188646     EISSN: None     Source Type: Journal    
DOI: 10.1147/rd.472.0259     Document Type: Review

References (28)

1. IEEE Standard 802.3ae-2002: 10 Gb Ethernet; Institute of Electrical and Electronics Engineers, New York, 2002.
2. See ANSI/INCITS 303-1998, ANSI/INCITS 297-1997, and follow-on documents addressing 10-Gb/s Fibre Channel implementations; American National Standards Institute and International Committee for Information Technology Standards, Washington, DC.
3. "Synchronous Optical Network (SONET) Transport Systems: Common Generic Criteria," GR-253-CORE; available through Telcordia Technologies, Inc., 8 Corporate Place, Piscataway, NJ 08854, September 2000
4. M. Soyuer, H. A. Ainspan, M. Meghelli, and J.-O. Plouchart, "Low-Power Multi-GHz and Multi-Gb/s SiGe BiCMOS Circuits," Proc. IEEE 88, No. 10, 1572-1582 (October 2000).
5. Y. Baeyens, G. Georgiou, J. Weiner, A. Leven, V. Houtsama, P. Paschke, Q. Lee, R. Kopf, Y. Yang, L. Chua, C. Chen, C. T. Liu, and Y.-K. Chen, "InP D-HBT ICs for 40-Gb/s and Higher Bitrate Lightwave Tranceivers," IEEE J. Solid-State Circuits 37, No. 9, 1152-1159 (September 2002).
6. D. C. Ahlgren, G. Freeman, S. Subbanna, R. Groves, D. Greenberg, J. Malinowski, D. Nguyen-Ngoc, S. J. Jeng, K. Stein, K. Schonenberg, D. Kiesling, B. Martin, S. Wu, D. Harame, and B. Meyerson, "A SiGe HBT BiCMOS Technology for Mixed-Signal RF Applications," Proceedings of the IEEE Bipolar/BiCMOS Circuits and Technology Meeting (BCTM), 1997, pp. 195-197.
7. MAX) HBT and ASIC-Compatible CMOS Using Copper Interconnect," Proceedings of the IEEE Bipolar/BiCMOS Circuits and Technology Meeting (BCTM), 2001, pp. 143-146.
8. eff CMOS," Proceedings of the IEEE Bipolar/BiCMOS Circuits and Technology Meeting (BCTM), 1999, pp. 117-120.
9. D. Friedman, M. Meghelli, B. Parker, H. Ainspan, and M. Soyuer, "Sub-Picosecond Jitter SiGe BiCMOS Transmit and Receive PLLs for 12.5Gbaud Serial Data Communication," IEEE Symposium on VLSI Circuits, Digest of Technical Papers, June 2000, pp. 132-135.
10. J. F. Ewen, A. X. Widmer, M. Soyuer, K. R. Wrenner, B. Parker, and H. A. Ainspan, "Single-chip 1062-Mbaud CMOS Transceiver for Serial Data Communications," IEEE ISSCC Digest of Technical Papers, February 1995, pp. 32-33.
11. T. H. Lee and J. F. Bulzacchelli, "A 155-MHz Clock Recovery Delay- and Phase-Locked Loop," IEEE J. Solid-State Circuits SC-27, 1736-1746 (December 1992).
12. M. Meghelli, B. Parker, H. Ainspan, and M. Soyuer, "SiGe BiCMOS 3.3V Clock and Data Recovery Circuits for 10Gb/s Serial Transmission Systems," IEEE J. Solid-State Circuits 35, 1992-1995 (December 2000).
13. J. F. Ewen, M. Soyuer, A. X. Widmer, K. R. Wrenner, B. D. Parker, and H. A. Ainspan, "CMOS Circuits for Gb/s Serial Data Communication," IBM J. Res. & Dev. 39, No. 1/2, 73-81 (January/March 1995).
14. A. X. Widmer and P. A. Franaszek, "A DC-Balanced, Partitioned-Block, 8B/10B Transmission Code," IBM J. Res. & Dev. 27, No. 5, 440-451 (September 1983).
15. M. Meghelli, M. Bouche, and A. Konczykowska, "Very High Speed Integrated Circuits: Design Methodology and Applications for Optical Communications," Proceedings of the European Conference on Circuit Theory and Design (ECCTD), Budapest, Hungary, September 1997, pp. 1366-1370.
16. D. Friedman, M. Meghelli, B. Parker, J. Yang, H. Ainspan, and M. Soyuer, "A Single-Chip 12.5Gbaud Transceiver for Serial Data Communication," IEEE Symposium on VLSI Circuits, Digest of Technical Papers, June 2001, pp. 145-148.
17. S. Ueno, K. Watanabe, T. Kato, T. Shinohara, K. Mikami, T. Hashimoto, A. Takai, K. Washio, R. Takeyari, and T. Harada, "A Single-Bit 10Gb/s Transceiver LSI Using SiGe SOI BiCMOS," IEEE ISSCC Digest of Technical Papers, February 2001, pp. 82-83.
18. Y. Greshishchev, P. Schvan, J. L. Showell, Mu-Liang Xu, J. J. Ojha, and J. E. Rogers, "A Fully Integrated SiGe Receiver IC for 10-Gb/s Data Rate," IEEE J. Solid-Staie Circuits 35, 1949-1957 (December 2000).
19. J. Savoj and B. Razavi, "A 10Gb/s CMOS Clock and Data Recovery Circuit with Frequency Detection," IEEE ISSCC Digest of Technical Papers, February 2001, pp. 78-79.
20. M. Green, A. Momtaz, K. Vakilian, Xin Wang, Keh-Chee Jen, D. Chung, Jun Cao, M. Caresosa, A. Hairapetian, I. Fujimori, and Yijun Cai, "OC-192 Transmitter in Standard 0.18μm CMOS," IEEE ISSCC Digest of Technical Papers, February 2002, pp. 248-249.
21. J. Cao, A. Momtaz, K. Vakilian, M. Green, D. Chung, Keh-Chee Jen, M. Caresosa, B. Tan, I. Fujimori, and A. Hairapetian, "OC-192 Receiver in Standard 0.18μm CMOS," IEEE ISSCC Digest of Technical Papers, February 2002, pp. 250-251.
22. M. Reinhold, C. Dorschky, E. Rose, R. Pullela, P. Mayer, F. Kunz, Y. Baeyens, T. Link, and J.-P. Mattia, "A Fully-Integrated 40 Gb/s Clock and Data Recovery/1:4 DEMUX IC in SiGe Technology," IEEE J. Solid-State Circuits 36, 1937-1945 (December 2001).
23. M. Meghelli, A. V. Rylyakov, and Lei Shan, "50 Gb/s SiGe BiCMOS 4:1 Multiplexer and 1:4 Demultiplexer for Serial Communication Systems," IEEE ISSCC Digest of Technical Papers, February 2002, pp. 260-261.
24. W. Pöhlmann, "A Silicon-Bipolar Amplifier for 10Gb/s with 45 dB Gain," IEEE J. Solid-State Circuits 29, 551-556 (May 1994).
25. L. Shan, M. Meghelli, Joong-Ho Kim, J. Trewhella, M. Taubenblatt, and M. Oprysko, "Millimeter Wave Package Design: A Comparison of Simulation and Measurement Results," Proceedings of the 10th IEEE Topical Meeting on Electrical Performance of Electronic Packaging, 2001, pp. 29-34.
26. T SiGe Technology," IEEE J. Solid-State Circuits 37, 1106-1114 (2002).
27. Y. Greshishchev and P. Schvan, "A 60-dB Gain, 55-dB Dynamic Range, 10-Gb/s Broad-Band SiGe HBT Limiting Amplifier," IEEE J. Solid-State Circuits 34, 1914-1920 (December 1999).
28. T SiGe HBTs - Expanding the Horizons of SiGe BiCMOS," IEEE ISSCC Digest of Technical Papers, February 2002, pp. 180-181.