Fully integrated SiGe receiver IC for 10-Gb/s data rate

IEEE Journal of Solid-State Circuits

Volumn 35, Issue 12, 2000, Pages 1949-1957

  Greshishchev, Yuriy M ^a   Schvan, Peter ^a   Showell, Jonathan L ^b   Xu, Mu Liang ^a,c   Ojha, Jugnu J ^a,d   Rogers, Jonathan E ^e  

^a NORTEL NETWORKS   (Canada)

^b Quake Technologies Inc   (Canada)

^c Conextant Systems ^*  (United States)

^d Caspian Networks   (United States)

^e UNIVERSITY OF TORONTO   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

PHASE LOCKED LOOPS; SEMICONDUCTING GERMANIUM; SIGNAL RECEIVERS;

AUTOMATIC GAIN CONTROL; DEMULTIPLEXERS; PHASE DETECTORS;

DIGITAL INTEGRATED CIRCUITS;

EID: 0034476465     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.890309     Document Type: Article

References (15)

1. B. Beggs, "GaAs HBT 10-Gb/s Product," in 1999 IEEE MTT-S Int. Microwave Symp. Workshop, Anaheim, CA, June 13-19, 1999.
2. SONET OC-192, "Transport system generic criteria." Bellcore, GR-1377-CORE, no. 4, Mar. 1998.
3. R. C. Walker et al., "A 10-Gb/s Si-bipolar Tx/Rx chipset for computer data transmission," in ISSCC Dig. Tech. Papers, Feb. 1998, pp. 302-303.
4. T. Morikawa et al., "A SiGe single-chip 3.3-V receiver IC for 10-Gb/s optical communication systems," in ISSCC Dig. Tech. Papers, Feb. 1999. pp. 380-381.
5. Y. Greshishchev and P. Schvan, "SiGe clock and data recovery IC with linear-type PLL for 10-Gb/s SONET application," in Proc. 1999 Bipolar/BiCMOS Circuits and Technology Meeting, Sept. 1999, pp. 169-172.
6. Y. M. Greshishchev, P. Schvan, J. L. Showell, M.-L. Xu, J. J. Ojha, and J. E. Roger, "A fully integrated SiGe receiver IC for 10-Gb/s data rate," in ISSCC Dig. Tech. Papers, Feb. 2000, pp. 52-53.
7. J. D. H. Alexander, "Clock recovery from random binary signals," Electron. Lett., vol. 11, pp. 541-542, Oct. 1975.
8. C. R. Hogge, "A self-correcting clock recovery circuit." J. Lightwave Technology, vol. 3, pp. 1312-1314, Dec. 1985.
9. J. Hauenschild et al., "A two-chip receiver for short-haul links up to 3.5-Gb/s with PIN-preamp module and CDR-MUX," in ISSCC Dig. Tech. Papers, Feb. 1998, pp. 308-309.
10. J. Hauenschild et al., "A plastic packaged 10-Gb/s biCMOS clock and data recovering 1 : 4-demultiplexer with external VCO," IEEE J. Solid-State Circuits, vol. 31, pp. 2056-2059, Dec. 1996.
11. R. C. Walker et al., "A two-chip 1.5-GBd serial link interface." IEEE J. Solid-State Circuits, vol. 27, pp. 1805-1811, Dec. 1992.
12. R. Steele, Delta Modulation Systems. New York/Toronto: Wiley, 1975.
13. M. Soda, T. Suzaki, and T. Morikawa et al., "A Si bipolar chip set for 10-Gb/s optical receiver," in ISSCC Dig. Tech. Papers. Feb. 1992, pp. 100-101.
14. Y. Greshishchev and P. Schvan, "60-dB gain 55-dB dynamic range 10-Gb/s SiGe HBT limiting amplifier," IEEE J. Solid-State Circuits, vol. 34, pp. 1914-1920, Dec. 1999.
15. L. I. Anderson et al., "Silicon bipolar chipset for SONET/SDH 10-Gb/s fiber-optic communication links," IEEE J. Solid-State Circuits, vol. 30, pp. 210-218, Mar. 1995.