Constrained polygon transformations for incremental floorplanning

ACM Transactions on Design Automation of Electronic Systems

Volumn 6, Issue 3, 2001, Pages 322-342

  Liao, S ^a   Lopez, M A ^a   Mehta, D ^b  

^a UNIVERSITY OF DENVER   (United States)

^b UNIVERSITY OF TENNESSEE SPACE INSTITUTE   (United States)

Author keywords

Floorplanning; Incremental design; Rectilinear polygons

Indexed keywords

EID: 23044526631     PISSN: 10844309     EISSN: None     Source Type: Journal    
DOI: 10.1145/383251.383255     Document Type: Article

References (10)

1. DASGUTTA, P. S., SUR-KOLAY, S., AND BHATTACHARYA, B. B. 1995. A unified approach to topology generation and area optimization of general floorplans. In Proceedings of the International Conference on Computer-Aided Design, pp. 712-715.
2. KANG, M., AND DAI, W. 1998. Topology constrained rectilinear block packing for layout reuse. In Proceedings of 1998 International Symposium on Physical Design, pp. 179-186.
3. LEE, T. 1993. A bounded 2D contour searching algorithm for floorplan design with arbitrarily shaped rectilinear and soft modules. In Proceedings of the 30th ACM/IEEE Design Automation Conference, pp. 525-530.
4. MEHTA, D., AND SHERWANI, N. 1996. A minimum-area floorplanning algorithm for mixed macro block and cell designs. In Proceedings of the 6th Great Lakes Symposium on VLSI, pp. 56-59.
5. MURATA, H., FUJIYOSHI, F., NAKATAKE, S., AND KAJITANI, Y. 1996. VLSI module placement based on rectangle packing by the sequence-pair. IEEE Trans. Computer-Aided Design 15, 12 (Dec.), 1518-1524.
6. NAKATAKE, S., FUJIYOSHI, F., MURATA, H., AND KAJITANI, Y. 1998. Module packing based on the BSG-structure and IC layout applications. IEEE Trans. Computer-Aided Design 17, 6 (June), 519-530.
7. WANG, T., AND WONG, D. 1992. Optimal floorplanning area minimization. IEEE Trans. Computer-Aided Design 11, 8 (Aug.), 992-1002.
8. WONG, D. F., AND LIU, C. L. 1989. Floorplan design of VLSI circuits. Algorithmica 4, 263-291.
9. XU, J., GUO, P., AND CHENG, C.-K. 1998. Rectilinear block placement using permutation-pair. In Proceedings of 1998 International Symposium on Physical Design, pp. 173-178.
10. YEAP, K., AND SARRAFZADEH, M. 1993. Floorplanning by graph dualization: 2-concave rectilinear modules. SIAM J. Comput. 22, 3 (June), 500-526.