On the use of flexible, rectilinear blocks to obtain minimum-area floorplans in mixed block and cell designs

ACM Transactions on Design Automation of Electronic Systems

Volumn 5, Issue 1, 2000, Pages 82-97

  Mehta, Dinesh P ^b   Sherwani, Naveed ^a,b  

^a UNIVERSITY OF TENNESSEE SPACE INSTITUTE   (United States)

^b INTEL CORPORATION   (United States)

Author keywords

Floorplanning; Mixed block and cell designs; Rectilinear polygons

Indexed keywords

EID: 11144243619     PISSN: 10844309     EISSN: None     Source Type: Journal    
DOI: 10.1145/329458.329470     Document Type: Article

References (22)

1. APTE, J. AND KEDEM, G. 1990. Heuristic algorithms for combined standard cell and macro block layouts. In Proceedings of the Sixth MIT Conference on Advanced Research in VLSI (AUSCRYPT '90, MIT, Boston, MA, 1990), W. J. Dally, Ed. MIT Press, Cambridge, MA, 367-385.
2. CHONG, K. AND SAHNI, S. 1993. Optimal realizations of floorplans. IEEE Trans. Comput.-Aided Des. 12 (June 1993), 793-801.
3. DAI, W., ESCHERMANN, B., KUH, E., AND PEDRAM, M. 1989. Hierarchical placement and floorplanning in BEAR. IEEE Trans. Comput.-Aided Des. 8, 1335-1349.
4. DASGUPTA, P. S., SUR-KOLAY, S., AND BHATTACHARYA, B. B. 1995. A unified approach to topology generation and area optimization of general floorplans. In Proceedings of the 1995 IEEE/ACM International Conference on Computer-Aided Design (ICCAD-95, San Jose, CA, Nov. 5-9), R. Rudell, Ed. IEEE Computer Society Press, Los Alamitos, CA, 712-715.
5. KOZMINSKI, K. A. AND KINNEN, E. 1988. Rectangular dualization and rectangular dissections. IEEE Trans. Circ. Syst. 35 (Nov. 1988), 1401-1416.
6. LEE, T.-C. 1993. A bounded 2D contour searching algorithm for floorplan design with arbitrarily shaped rectilinear and soft modules. In Proceedings of the 30th International Conference on Design Automation (DAC '93, Dallas, TX, June 14-18), A. E. Dunlop, Ed. ACM Press, New York, NY, 525-530.
7. MEHTA, D. P., SHANBHAG, A., AND SHEKWANI, N. A. 1995. A new approach for floorplanning in MBC designs. Technical Report No. 95-02. Space Institute, Univ. Tennessee, Knoxville, TN.
8. NAKATAKE, S., FUJIYOSHI, K., MURATA, H., AND KAJITANI, Y. 1996. Module placement on BSG-structure and IC layout applications. In Proceedings of the 1996 IEEE/ACM International Conference on Computer-Aided Design (ICCAD '96, San Jose, CA, Nov. 10-14, 1996), R. A. Rutenbar and R. H. J. M. Otten, Eds. IEEE Computer Society Press, Los Alamitos, CA, 484-491.
9. OTTEN, R. 1982. Automatic floorplan design. In Proceedings of the 19th ACM/IEEE Conference on Design Automation ACM Press, New York, NY, 261-267.
10. OTTEN, R. 1983. Efficient floorplan optimization. In Proceedings of the International Conference on Computer Aided Design 499-503.
11. PAN, P. AND LIU, C. L. 1995. Area minimization for floorplans. IEEE Trans. Comput.-Aided Des. 14 (Jan.), 123-132.
12. PAN, P., SHI, W., AND LIU, C. L. 1994. Area minimization for hierarchical floorplans. In Proceedings of the 1994 IEEE/ACM International Conference on Computer-Aided Design (ICCAD '94, San Jose, CA, Nov. 6-10, 1994), J. A. G. Jess and R. Rudell, Eds. IEEE Computer Society Press, Los Alamitos, CA, 436-440.
13. PUTATUNDA, R., SMITH, D., STEBNISKY, M., PUSCHAK, C., AND PATENT, P. 1988. VITAL: Fully automatic placement strategies for very large semicustom designs. In Proceedings of the International Conference on Computer Design (ICCD '88) 434-439.
14. SARRAFZADEH, M. AND WONG, C. K. 1996. An Introduction to VLSI Physical Design. McGraw-Hill, Inc., New York, NY.
15. SHERWANI, N. 1995. Algorithms for VLSI Physical Design Automation. Kluwer Academic Publishers, Hingham, MA.
16. STOCKEMEYER, L. 1983. Optimal orientation of cells in slicing floorplan designs. Inf. Control 57, 2, 91-101.
17. SUTHANTAVIBUL, S., SHRAGOWITZ, E., AND ROSEN, J. B. 1991. An analytic approach to floorplan design and optimization. IEEE Trans. Comput.-Aided Des. 10 (June 1991), 761-769.
18. UPTON, M., SAMII, K., AND SUGIYAMA, S. 1990. Integrated placement for mixed macro cell and standard cell designs. In Proceedings of the ACM/IEEE Conference on Design Automation (DAC '90, Orlando, FL, June 24-28), R. C. Smith, Ed. ACM Press, New York, NY, 32-35.
19. VIJAYAN, G. AND TSAY, R. 1991. A new method for floorplanning using topological constraint reduction. IEEE Trans. Comput.-Aided Des. 10 (Dec. 1991), 1494-1501.
20. WANG, T. AND WONG, D. 1988. Optimal floorplanning area minimization. IEEE Trans. Comput.-Aided Des. CAD-7, 11 (Nov.), 992-1002.
21. WONG, D. F. AND LIU, C. L. 1989. Floorplan design of VLSI circuits. Algorithmica 4, 263-291.
22. YEAP, K. AND SARRAFZADEH, M. 1993. Floorplanning by graph dualization: 2-concave rectilinear modules. SIAM J. Comput. 22 (June 1993), 500-526.