Out-of-order instruction fetch using multiple sequencers

Proceedings of the International Conference on Parallel Processing

Volumn 2002-January, Issue , 2002, Pages 14-23

  Oberoi, P ^a   Sohi, G ^a  

^a University of Wisconsin Madison   (United States)

Author keywords

Bandwidth; Computer aided instruction; Multithreading; Out of order; Parallel processing; Yarn

Indexed keywords

BANDWIDTH; YARN;

INSTRUCTION CACHE MISS; INSTRUCTION FETCH; MULTI-THREADING; MULTIPLE POINTS; MULTIPLE THREADS; OUT OF ORDER; OUT-OF-ORDER PROCESSORS; PARALLEL PROCESSING;

COMPUTER AIDED INSTRUCTION;

EID: 0037688523     PISSN: 01903918     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICPP.2002.1040855     Document Type: Conference Paper

References (22)

1. S. Breach. Design and Evaluation of a Multiscalar Processor. PhD thesis, University of Wisconsin-Madison, 1998.
2. D. C. Burger and T. M. Austin. The SimpleScalar Tool Set, Version 2.0. Technical Report CS-TR-97-1342, University of Wisconsin-Madison, Jun. 1997.
3. C-Y. Cher and T. N. Vijaykumar. Skipper: A Microarchitecture For Exploiting Control-flow Independence. In Proceedings of the 34th Annual International Symposium on Microarchitecture, Austin, Texas, Dec. 2-5, 2001.
4. T. M. Conte, K. N. Menezes, P. M. Mills, and B. A. Patel. Optimization of Instruction Fetch Mechanisms for High Issue Rates. In Proceedings of the 22nd Annual International Symposium on Computer Architecture, pages 333-344, Santa Margherita Ligure, Italy, June 22-24, 1995.
5. T. Heil and J. E. Smith. Selective Dual Path Execution. Technical report, University of Wisconsin-Madison, Nov. 1996.
6. J. L. Hennessy and D. A. Patterson. Computer Architecture: A Quantitative Approach. Morgan Kaufmann, second edition, 1996.
7. Q. Jacobson, E. Rotenberg, and J. E. Smith. Path-Based Next Trace Prediction. In Proceedings of the 30th Annual International Symposium on Microarchitecture, pages 14-23, Research Triangle Park, North Carolina, Dec. 1-3, 1997.
8. Q. Jacobson and J. E. Smith. Trace Preconstruction. In Proceedings of the 27th Annual International Symposium on Computer Architecture, pages 37-46, Vancouver, British Columbia, June 12-14, 2000.
9. J. Kin, M. Gupta, and W. H. Mangione-Smith. The Filter Cache: An Energy Efficient Memory Structure. In Proceedings of the 30th Annual International Symposium on Microarchitecture, pages 184-193, Research Triangle Park, North Carolina, Dec. 1-3, 1997.
10. M. J. Knieser and C. A. Papachristou. Y-Pipe: A Conditional Branching Scheme without Pipeline Delays. In Proceedings of the 25th Annual International Symposium on Microarchitecture, pages 125-128, Portland, Oregon, Dec. 1-4, 1992.
11. S. J. Patel, D. H. Friendly, and Y. N. Patt. Critical Issues Regarding the Trace Cache Fetch Mechanism. Technical Report CSE-TR-335-97, Department of Electrical Engineering and Computer Science, University of Michigan, May 1997.
12. A. Peleg and U. Weiser. Dynamic Flow Instruction Cache Memory Organized Around Trace Segments Independent of Virtual Address Line, March 30, 1994. US Patent 5,381,533.
13. A. Ramirez, J-L. Larriba-Pey, C. Navarro, J. Torrellas, and M. Valero. Software Trace Cache. In Proceedings of the 1999 international conference on Supercomputing, pages 119-126, Rhodes, Greece, 1999.
14. G. Reinman, B. Calder, and T. M. Austin. Optimizations Enabled by a Decoupled Front-End Architecture. IEEE Transactions on Computers, 50(4):338-355, Apr. 2001.
15. R. Rosner, A. Mendelson, and R. Ronen. Filtering Techniques to Improve Trace-Cache Efficiency. In Proceedings of the 10th International Conference on Parallel Architectures and Compilation Techniques, Barcelona, Spain, Sep. 8-12, 2001.
16. E. Rotenberg, S. Bennett, and J. E. Smith. Trace Cache: A Low Latency Approach to High Bandwidth Instruction Fetching. In Proceedings of the 29th Annual International Symposium on Microarchitecture, pages 24-34, Paris, France, Dec. 2-4, 1996.
17. E. Rotenberg, Q. Jacobson, Y. Sazeides, and J. E. Smith. Trace Processors. In Proc. 30th International Symposium on Microarchitecture, pages 138-148, Dec. 1997.
18. G. S. Sohi, S. Breach, and T. N. Vijaykumar. Multiscalar Processors. In Proc. 22nd International Symposium on Computer Architecture, pages 414-425, Jun. 1995.
19. J. Stark, P. Racunas, and Y. N. Patt. Reducing the Performance Impact of Instruction Cache Misses by Writing Instructions into the Reservation Stations Out-of-Order. In Proceedings of the 30th Annual International Symposium on Microarchitecture, pages 34-43, Research Triangle Park, North Carolina, Dec. 1-3, 1997.
20. S. Vajapeyam and T. Mitra. Improving Superscalar Instruction Dispatch and Issue by Exploiting Dynamic Code Sequences. In Proceedings of the 24th Annual International Symposium on Computer Architecture, pages 1-12, Denver, Colorado, June 2-4, 1997.
21. T-Y. Yeh, D. T. Marr, and Y. N. Patt. Increasing the Instruction Fetch Rate via Multiple Branch Prediction and a Branch Address Cache. In Conference Proceedings, 1993 International Conference on Supercomputing, pages 67-76, Tokyo, July 20-22, 1993.
22. C. B. Zilles and G. S. Sohi. Execution-Based Prediction Using Speculative Slices. In Proceedings of the 28th Annual International Symposium on Computer Architecture, pages 2-13, Göteborg, Sweden, Jun. 30-July 4, 2001.