Register allocation for banked register file

SIGPLAN Notices (ACM Special Interest Group on Programming Languages)

Volumn 36, Issue 8, 2001, Pages 39-47

  Park, Jinpyo ^a   Lee, Je Hyung ^a   Moon, Soo Mook ^a  

^a Seoul National University   (South Korea)

Author keywords

Algorithms; Banked register file; D.3.4 Programming Languages : Processors Compilers; Experimentation; Performance; Register allocation

Indexed keywords

EID: 0012941710     PISSN: 03621340     EISSN: None     Source Type: Journal    
DOI: 10.1145/384196.384205     Document Type: Article

References (14)

1. Intel Corporation. MCS51 Microcontroller Family User's Manual. Intel Corporation, Feb 1994.
2. G.J. Chaitin, M.A. Auslander, A.K. Chandra, J. Cocke, M.E. Hopkins, and P.W. Markstein. Register Allocation via Coloring. Computer Languages, 6:47-57, 1981.
3. G.J. Chaitin. Register Allocation and Spilling via Graph Coloring. SIGPLAN Symposium on Compiler Construction, pages 98-105, June 1982.
4. P. Briggs, K.D. Cooper, and L. Torczon. Improvements to Graph Coloring Register Allocation. Transactions on Programming Languages and Systems, 16(3):428-455, May 1994.
5. R. Morgan. Building an Optimizing Compiler. Digital Press, 1998.
6. Alan Tucker. Coloring a Family of Circular Arcs. SIAM Journal on Applied Mathematics, 29(3):493-502, November 1975.
7. B.-S. Yang, S.-M. Moon, S. Park, J. Lee, S. Lee, J. Park, Y.C. Chung, S. Kim, K. Ebcioǧlu, and E. Altman. LaTTe: A Java VM Just-in-Time Compiler with Fast and Efficient Register Allocation. In Proceedings of the 1999 International Conference on Parallel Architectures and Compilation Techniques (PACT '99), pages 128-138, Newport Beach, California, October 12-16, 1999. IEEE Computer Society Press.
8. C.W. Fraser and D.R. Hanson. Simple Register Spilling in a Retargetable Compiler. Software - Practice and Experience, 22(1):85-99, January 1992.
9. L.J. Hendren, G.R. Gao, E.R. Altman, and C. Mukerji. A Register Allocation Framework Based on Hierarchical Cyclic Interval Graphs. In Compiler Construction, 4th International Conference on Compiler Construction, volume 641 of Lecture Notes in Computer Science, pages 176-191, Paderborn, Germany, 5-7 October 1992. Springer.
10. J. Park and S.-M. Moon. Optimistic Register Coalescing. In Proceedings of the 1998 International Conference on Parallel Architectures and Compilation Techniques (PACT '98), pages 196-204, Paris, France, October 12-18, 1998. IEEE Computer Society Press.
11. SAMSUNG Electronics Corp. CalmRISC8 Specification. SAMSUNG Electronics Corp., 1999.
12. D.-H. Kim. Advanced Compiler Optimization for CalmRISC8 Low-End Embedded Processor. Lecture Notes in Computer Science, 1781:173-188, March 2000.
13. C.W. Fraser and D.R. Hanson. A Retargetable C Compiler: Design and Implemtation. Addison-Wesley Pub Co., Jan 1995.
14. M.Z. Zastre. Compacting Object Code via Parameterized Procedural Abstraction. Master's thesis, Simon Fraser University, 1993.