Ditto processor

Proceedings of the 2002 International Conference on Dependable Systems and Networks

Volumn , Issue , 2002, Pages 525-534

  Lai, Shih Chang ^a   Lu, Shih Lien ^b   Lai, Konrad ^b   Peir, Jih Kwon ^c  

^a OREGON STATE UNIVERSITY   (United States)

^b INTEL CORPORATION   (United States)

^c UNIVERSITY OF FLORIDA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; COMPUTER SIMULATION; ERROR DETECTION; ERRORS; FAULT TOLERANT COMPUTER SYSTEMS; PERFORMANCE; REDUNDANCY;

COMMERCIAL-OFF-THE-SHELF MICROPROCESSOR; HARDWARE REDUNDANCY; INFORMATION REDUNDANCY; SOFTWARE PACKAGE SIMPLESCALAR; TIME REDUNDANCY; TRANSIENT ERRORS;

MICROPROCESSOR CHIPS;

EID: 0036922043     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (37)

1. T. Juhnke and H. Klar, "Calculation of the Soft Error Rate of Submicron CMOS Logic Circuits," IEEE JSSC, Vol. 30, No. 7, July 1995, pp. 830-834.
2. J. Robertson, "Alpha Particles Worry IC Makers as Device Features Keep Shrinking," Semicond. Business News, October 21, 1998.
3. N. Cohen, et. al. "Soft Error Considerations for Deep-Submicron CMOS Circuit Applications," Proc. of IEDM, 1999, pp. 315-318.
4. P. Hazucha and C. Svensson, "Impact of CMOS Technology Scaling on the Atmospheric Neutron Soft Error Rate," IEEE Trans. On Nuclear Science, Vol. 47, No. 6, Dec. 2000, 2586-2594.
5. T. Karnik et. al. "Scaling Trends of Cosmic Rays Induced Soft Errors in Static Latches Beyond 0.18um," Symposium on VLSI Circuits Design of Tech. Papers, 2001, pp. 61-62.
6. U. Gunneflo, "Evaluation of Error Detection Schemes Using Fault Injection by Heavy-ion Radiation," Digest of Papers in the 19th International Symposium on Fault-Tolerant Computing, 1989, pp. 340-347.
7. G. Miremadi, and J. Torin, "Evaluating processor-behavior and three error-detection mechanisms using physical fault-injection," IEEE Transactions on Reliability, Volume: 44, Issue. 3, Sept. 1995, pp. 441-454.
8. R. Horst et. al. "The Risk of Data Corruption in Microprocessor-based Systems," Digest of Papers in the 23rd International Symposium on Fault-Tolerant Computing, Aug. 1993, pp. 576-585.
9. Barry W. Johnson, Design and Analysis of Fault Tolerant Digital Systems, Addison-Wesley, 1989.
10. A. Avizienis, "Toward Systematic Design of Fault-Tolerant Systems," IEEE Computer, April 1997, pp. 51-58.
11. D. K. Pradhan, Fault-tolerant computer system design, Prentice-Hall, 1996.
12. W. Torres-Pomales "Software Tolerance: A Tutorial," NASA Tech. Memorandum, TM-2000-210616, Langley Res. Center, Hampton Virginia, Oct. 2000.
13. R.E. Blahut, Theory and Practice of Data Transmission Codes, Addison-Wesley, 1983.
14. Parag K. Lala, Self-Checking and Fault-Tolerant Digital Design, Academic Press, 2001.
15. G. Sohi, "A Study of Time-Redundant Fault Tolerance Techniques for High-performance Pipelined Computers," Digest of Papers in the 19th International Symposium on Fault-Tolerant Computing, 1989.
16. J. H. Patel and L. Y. Fung, "Concurrent Error Detection in ALU's by Recomputing with Shifted Operands," IEEE Trans. On Computers, Vol. C-13, No. 7, July 1982, pp. 581-595.
17. M. Nicolaidis "Time redundancy based soft-error tolerance to rescue nanometer technologies," Proceedings of 17th IEEE VLSI Test Symposium, 1999, pp. 86-94.
18. M. Franklin, "Incorporating Fault Tolerance in Superscalar Processors," Proceedings of 3rd International Conference on High Performance Computing, 1996, pp. 301-306.
19. A. Avizienis and Y. He, Microprocessor entomology: a taxonomy of design faults in COTS microprocessors, Dependable Computing for Critical Applications 7, 1999, pp. 3-23.
20. L. Spainhower and T. A. Gregg "IBM S/390 Parallel Enterprise Server G5 fault tolerance: A historical perspective," IBM J. of Research and Development, Vol. 43, No. 5/6, 1999.
21. Y. He et. al. "Assessment of the applicability of COTS microprocessors in high-confidence computing systems: a case study," Proceedings International Conference on Dependable Systems and Networks, 2000.
22. E. Rotenberg, "AR-SMT: a microarchitectural approach to fault tolerance in microprocessors," Digest of Papers in 29th International Symposium on Fault-Tolerant Computing, 1999, pp. 84-91.
23. K. Sundaramoorthy et. Al. "Slipstream Processors: Improving both Performance and Fault Tolerance," 9th Int'l Conference on Architectural Support for Programming Languages and Operating Systems, November 2000.
24. F. Rashid et. al., "Fault Tolerance Through Re-execution in Multiscalar Architecture," Proc. Conference on Dependable Systems and Networks, 2000, pp. 482-491.
25. M. Franklin, "A Study of Time Redundant Fault Tolerance Techniques for Superscalar Processors," Digest of Papers in the 25th International Symposium on Fault-Tolerant Computing, Aug. 1995, pp. 207-215.
26. Joel Nickel, "REESE: A Method of Soft Error Detection in Microprocessors," M. S. Thesis, Dept. of ECE, Iowa State University, Ames Iowa, 2000.
27. A. Mendelson and N. Suri, "Designing High-Performance and Reliable Superscalar Architectures The Out of Order Reliable Superscalar(O3RS) Approach," Proc. Conference on Dependable Systems and Networks, 2000.
28. Doug burger, Todd M. Austin "Simplescalar Tool Set Version 2.0," Technical Report #1342, June 1997, University of Wisconsin-Madison Computer Science Department.
29. http://www.spec.org/osg/cpu2000/docs/readme1st.txt
30. S. Sair and M. Charney, "Memory Behavior of the SPEC2000 Benchmark Suite," IBM Research Report, RC 21852 (98345), Oct. 6, 2000.
31. A. Avizienis, "A Fault Tolerance Infrastructure for dependable Computing with High-Performance COTS Components", In proceeding of Dependable Systems and Networks, 2000.
32. Joydeep Ray, et. al., "Dual Use of Superscalar Datapath for Transient-Fault Detection and Recovery", In proceeding of 34th Microarchitecture, December, 2001.
33. Steven K. Reinhardt et. al. "Transient Fault Detection via Simultaneous Multithreading", In proceedings of the 27th International Symposium on Computer Architecture, June, 2000
34. T. Austin, "DIVA: A Reliable Substrate for Deep Submicron Microarchitecture Design", In proceeding of 32nd Microarchitecture, November, 1999.
35. T. Austin, "DIVA: A Dynamic Approach to Microprocessor Verification", The Journal of Instruction-Level Parallelism Volume 2, 2000.
36. Saugata, et. al. "Effective Checker Processor Design", in proceeding of 33rd Microarchitecture, December 2000
37. A Yoaz et. al. "Speculation Techniques for improving load related Instruction scheduling", Proc. Of 26th Int'l Symp. On Computer Architecture, May, 1999.