DIVA: A dynamic approach to microprocessor verification

Journal of Instruction-Level Parallelism

Volumn 2, Issue , 2000, Pages

  Austin, Todd M ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BUFFER STORAGE; COMPUTER SIMULATION; DATA STORAGE EQUIPMENT; DIGITAL ARITHMETIC; LARGE SCALE SYSTEMS; MICROPROCESSOR CHIPS; OPTIMIZATION; PROBABILITY DISTRIBUTIONS; PROBLEM SOLVING; RELIABILITY; SIMULATORS;

DATA CACHES; DEEP SUBMICRON FABRICATION TECHNOLOGIES; NATURAL RADIATION INTERFERENCE; SIGNAL QUALITY;

COMPUTER SCIENCE;

EID: 0003246550     PISSN: None     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (34)

1. "Statistical analysis of floating point flaw in the Pentium processor." Intel Corporation, Nov. 1994.
2. M. Kane, "SGI stock falls following downgrade, recall announcement." PC Week, Sept. 1996.
3. A. Wolfe, "For Intel, it's a case of FPU all over again." EE Times, May 1997.
4. P. Bose, T. Conte, and T. Austin, "Challenges in processor modeling and validation," IEEE Micro, pp. 2-7, June 1999.
5. A. Aharon, "Test program generation for functional verification of PowerPC processors in IBM," in Proceedings of the 32nd ACM/IEEE Design Automation Conference, pp. 279-285, June 1995.
6. R. Grinwald, "User defined coverage - a tool supported methodology for design verification," in Proceedings of the 35nd ACM/IEEE Design Automation Conference, pp. 1-6, June 1998.
7. W. Hunt, "Microprocessor design verification," Journal of Automated Reasoning, vol. 5, pp. 429-460, Dec. 1989.
8. J. Burch and D. Dill, "Automatic verification of pipelined microprocessors control," Computer Aided Verification, pp. 68-80, 1994.
9. J. Sawada, "A table based approach for pipelined microprocessor verification," in Proceedings of the 9th International Conference on Computer Aided Verification, June 1997.
10. J. Bockhaus, R. Bhatia, M. Ramsey, J. Butler, and D. Ljung, "Electrical verification of the HP PA-8000 processor." Hewlett-Packard Journal, Aug. 1997.
11. M. Bohr, "Interconnect scaling - the real limiter to high-performance ULSI," in Proceedings of the International Electron Devices Meeting, pp. 241-244, Dec. 1995.
12. N. Weste and K. Eshragian, Principles of Cmos VLSI Design: A Systems Perspective. Addison-Wesley Publishing Co., 1982.
13. K. Seshan, T. Maloney, and K. Wu, "The quality and reliability of Intel's quarter micron process." Intel Technology Journal, Sept. 1998.
14. P. Rubinfeld, "Managing problems at high speed," IEEE Computer, pp. 47-48, Jan. 1998.
15. R. Anglada and A. Rubio, "An approach to crosstalk effect analyses and avoidance techniques in digital CMOS VLSI circuits," International Journal of Electronics, vol. 6, no. 5, pp. 9-17, 1988.
16. J. Ziegler, "Terrestrial cosmic rays," IBM Journal of Research and Development, vol. 40, pp. 19-39, Jan. 1996.
17. T. May and M. Woods, "Alpha-particle-induced soft errors in dynamic memories," IEEE Transactions on Electronic Devices, vol. 26, no. 2, 1979.
18. J. Z. et al, "IBM experiments in soft fails in computer electronics," IBM Journal of Research and Development, vol. 40, pp. 3-18, Jan. 1996.
19. P. Bose and T. Conte, "Performance analysis and its impact on design," IEEE Computer, vol. 31, pp. 41-49, May 1998.
20. M. Tremblay, "Increasing work, pushing the clock," IEEE Computer, pp. 47-48, Jan. 1998.
21. G. Grohoski, "Reining in complexity," IEEE Computer, pp. 47-48, Jan. 1998.
22. B. Colwell, "Maintaining a leading position," IEEE Computer, pp. 47-48, Jan. 1998.
23. D. Siewiorek and R. Swarz, The Theory and Practice of Reliable System Design. Digital Press, 1982.
24. W. J, Self-Checking Circuits and Applications. New York: North-Holland, 1978.
25. D. C. Burger and T. M. Austin, "The SimpleScalar tool set, version 2.0," Technical Report CS-TR-97-1342, University of Wisconsin, Madison, June 1997.
26. "SPEC newsletter," Fairfax, Virginia, Sept. 1995.
27. S. Breach, Design and Evaluation of a Multiscalar Processor. PhD thesis, University of Wisconsin, Madison, 1999.
28. E. Rotenberg, "AR-SMT: A microarchitectural approach to fault tolerance in micro-processors," in Proceedings of the 29th Fault-Tolerant Computing Symposium, June 1999.
29. L. Spainhower and T. Gregg, "G4: A fault-tolerant CMOS mainframe," in Proceedings of the 28th Fault-Tolerant Computing Symposium, June 1998.
30. J. Gaisler, "Evaluation of a 32-bit microprocessor with built-in concurrent error detection," in Proceedings of the 27th Fault-Tolerant Computing Symposium, June 1997.
31. Y. Tamir and M. Tremblay, "High-performance fault tolerant VLSI systems using micro rollback," IEEE Transactions on Computers, vol. 39, no. 4, pp. 548-554, 1990.
32. B. Machrone, "You too can be an overclocker," PC Magazine, 1999.
33. T. Kehl, "Hardware self-tuning and circuit performance monitoring," in Proceedings of International Conference on Computer Design, 1993.
34. S. Palacharla, N. P. Jouppi, and J. E. Smith, "Complexity-effective superscalar processors," in Proceedings of the 24th Annual International Symposium on Computer Architecture, pp. 206-218, June 1997.