Assessment of the applicability of COTS microprocessors in high-confidence computing systems: A case study

Proceedings of the 2002 International Conference on Dependable Systems and Networks

Volumn , Issue , 2000, Pages 81-86

  He, Yutao ^a   Avižienis, Algirdas ^a  

^a University of California   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; COMPUTER SYSTEM RECOVERY; CONSTRAINT THEORY; ERROR DETECTION; FAILURE ANALYSIS; FAULT TOLERANT COMPUTER SYSTEMS; MATHEMATICAL MODELS;

COMMERCIAL-OFF-THE-SHELF COMPONENTS; CONFIDENCE ASSURANCE ARCHITECTURE; COVERAGE MATRIX;

MICROPROCESSOR CHIPS;

EID: 0034590869     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (22)

1. P. Koopman et al. Comparing operating systems using robustness benchmarks. In Proc. of 16th Symposium on Reliable Distributed Systems, pages 72-79, 1997.
2. F. Salles, M. Rodriguez, J.-C. Fabre, and J.-C. Fabre. MetaKernels and fault containment wrappers? In Digest of FTCS-29, pages 189-194, June 1999.
3. D. T. Stott, M.-C. Hsueh, G. L. Ries, and R. K. Iyer. Dependability analysis of a commercial high-speed network. In Digest of FTCS-27, pages 248-258, 1997.
4. H. Madeira and J. G. Silva. Experimental evaluation of the fail-silent behavior in computers without error masking. In Digest of FTCS-24, pages 350-359, June 1994.
5. Y. He. An Investigation of Commercial Off-The-Shelf (COTS) Based Fault Tolerance. PhD thesis, Computer Science Department, UCLA, September 1999.
6. W. G. Bouricius, W. C. Carter, and P. R. Schneider. Reliability modeling techniques for self-repairing computer systems. In Proc. of 24th National Conference of ACM, pages 295-309, 1969.
7. Intel Corp. Intel Architecture Software Developer's Manual, Vol.s. 1-3, 1999. Order No. 243190-243192.
8. Intel Corp. Addendum - Intel Architecture Software Developer's Manual, Vols. 1-3, 1997. Order No. 243689-001, 243690-001, 243691-001.
9. Intel Corp. P6 Family of Processors Hardware Developer's Manual, Sept. 1998. Order No. 244001-001.
10. Intel Corp. Pentium II Processor Developer's Manual, October 1997. Order No. 243502-001.
11. Intel Corp. Datasheet - Pentium II Processor at 350 MHz, 400, and 450 MHz, August 1998. Order No. 243657-003.
12. Intel Corp. Pentium II Processor Specification Update, July 1999. Order No: 243337-028.
13. IEEE Standard Board. IEEE Standard Test Access Port and Boundary-Scan Architecture. IEEE, 1993.
14. IBM Corp. ESA/390 Principles of Operation, 1999. SA22-7201-06.
15. T.J. Slegel et al. IBM's S/390 G5 microprocessor design. IEEE Micro, 19(2):12-23, March/April 1999.
16. P. R. Turgeon et al. The S/390 G5/G6 binodal cache. IBM Journal of Research and Development, 43 (5/6):661-670, Sept./Nov. 1999.
17. M. A. Check and T. J. Slegel. Custom S/390 G5 and G6 microprocessors. IBM Journal of Research and Development, 43(5/6):671-680, Sept./Nov. 1999.
18. L. Spainhower and T.A. Gregg. IBM S/390 parallel enterprise server G5 fault tolerance: A historical perspective. IBM Journal of Research and Development, 43(5/6):863-873, Sept./Nov. 1999.
19. M. Mueller et al. RAS strategy for IBM S/390 G5 and G6. IBM Journal of Research and Development, 43(5/6):875-887, Sept./Nov. 1999.
20. P. Song et al. S/390 G5 CMOS microprocessor diagnostics. IBM Journal of Research and Development, 43(5/6):899-913, Sept./Nov. 1999.
21. T. J. Slegel. Personal communication, March 2000.
22. A. Avižienis. A fault tolerance infrastructure for dependable computing with high-performance COTS components. In Digest of ICDSN 2000, June 2000.