Efficient crosstalk noise modeling using aggressor and tree reductions

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers

Volumn , Issue , 2002, Pages 595-600

  Ding, Li ^a   Blaauw, David ^a   Mazumder, Pinak ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

AGGRESSOR NET; CROSSTALK NOISE; NOISE ESTIMATION MODEL; RESISTIVE SHIELDING; TREE REDUCTIONS;

ALGORITHMS; CAPACITANCE; CAPACITORS; COMPUTER AIDED DESIGN; COMPUTER SIMULATION; ELECTRIC ADMITTANCE; ELECTRIC NETWORK ANALYSIS; INTERCONNECTION NETWORKS; LUMPED PARAMETER NETWORKS; OPTIMIZATION; SIGNAL NOISE MEASUREMENT; VLSI CIRCUITS;

INTEGRATED CIRCUIT LAYOUT;

EID: 0036916203     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/774572.774660     Document Type: Conference Paper

References (14)

1. K. L. Shepard and V. Narayanan, "Noise in Deep Submicron Digital Design," Int. Conf. Computer-Aided Design, pp. 524-531, 1996.
2. A. Devgan, "Efficient Coupled Noise Estimation for On-Chip Interconnects," Int. Conf. Computer-Aided Design, pp. 147-151, 1997.
3. L. T. Pillage and R. A. Rohrer, "Asymptotic Waveform Evaluation for Timing Analysis," IEEE Trans. CAD, vol.9, pp. 352-366, Apr. 1990.
4. P. Feldmann and R. W. Freund, "Efficient Linear Circuit Analysis by Pade Approximation Via the Lanczos Process," IEEE Trans. CAD, vol. 14, pp. 639-649, May 1995.
5. A. Odabasioglu, M. Celik, and L. T. Pileggi, "PRIMA: Passive Reduced-Order Interconnect Macromodeling Algorithm," IEEE Trans. CAD, vol. 17, pp. 645-654, 1998.
6. K. L. Shepard, V. Narayanan, and R. Rose, "Harmony: Static Noise Analysis of Deep Submicron Digital Integrated Circuits," IEEE Trans. CAD, vol. 18, pp. 1132-1150, 1999.
7. R. Levy, D. Blaauw, G. Braca, et al., "ClariNet: A Noise Analysis Tool for Deep Submicron Design," Design Automation Conference, pp. 233-238, 2000.
8. A. Vittal and M. Marek-Sadowska, "Crosstalk Reduction for VLSI," IEEE Trans. CAD, vol. 16, pp. 290-297, Mar. 1997.
9. A. Vittal, L. H. Chen, M. Marek-Sadowska, et al., "Crosstalk in VLSI Interconnects," IEEE Trans. CAD, vol. 18, pp. 1817-1824, Dec. 1999.
10. J. Cong, D. Z. Pan, and P. V. Srinivas, "Improved Crosstalk Modeling for Noise Constrained Interconnect Optimization," ASP-DAC, pp. 373-378, 2001.
11. L. H. Chen and M. Marek-Sadowska, "Aggressor Alignment for Worst-Case Crosstalk Noise," IEEE Trans. CAD, vol. 20, pp. 612-621, May 2001.
12. S. Sirichotiyakul, D. Blaauw, C. Oh, et al., "Driver Modeling and Alignment for Worse-Case Delay Noise," Design Automation Conference, pp. 720-725, 2001.
13. P. R. O'Brien and T. L. Savarino, "Modeling the Driving-Point Characteristic of Resistive Interconnect for Accurate Delay Estimation," Int. Conf. Computer-Aided Design, pp. 512-515, 1989.
14. J. Qian, S. Pullela, and L. T. Pillage, "Modeling the Effective Capacitance for the RC Interconnect of CMOS Gates," IEEE Trans. CAD, vol. 13, pp. 1526-1535, Dec. 1994.