Generalized traveling-wave-based waveform approximation technique for the efficient signal integrity verification of multicoupled transmission line system

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 21, Issue 12, 2002, Pages 1489-1497

  Eo, Yungseon ^a   Shin, Seongkyun ^a   Eisenstadt, William R ^b   Shim, Jongin ^a  

^a Hanyang University   (South Korea)

^b University of Florida   (United States)

Author keywords

Crosstalk; Delay; Modal analysis; Signal integrity; System pole; Transmission line; Traveling wave; VLSI interconnects

Indexed keywords

CROSSTALK; EIGENVALUES AND EIGENFUNCTIONS; MODAL ANALYSIS; TRANSMISSION LINE THEORY; VECTORS;

MULTICOUPLED TRANSMISSION LINE SYSTEMS;

VLSI CIRCUITS;

EID: 0036914128     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2002.804381     Document Type: Article

References (36)

1. "National Technology Roadmap Semiconductors Technology Needs," SIA, 1997.
2. D.W. Bailey and B.J. Benschneider, "Clocking design and analysis for a 600-MHz alpha microprocessor," IEEE J. Solid-State Circuits, vol. 33, pp. 1627-1633, Nov. 1998.
3. S. Lin and E. Kuh, "Transient simulation of lossy interconnects based on the recursive convolution formulation," IEEE Trans. Circuit Syst. I, vol. 39, pp. 879-892, Nov. 1992.
4. A.D. Deutsch et al., "When are transmission-line effects important for on-chip interconnections?," IEEE Trans. Microwave Theory Tech., vol. 45, pp. 1836-1997, Oct. 1997.
5. Y. Massoud and Y. Ismail, "Grasping the impact of on-chip inductance," IEEE Circuits and Devices, vol. 17, pp. 14-21, July 2001.
6. Y.I. Ismail, E.G. Friedman, and J.L. Neves, "Figure of merit to characterize the importance of on-chip inductance," Proc. ACM/IEEE Design Automation Conf., pp. 560-565, 1998.
7. A.D. Deutsch et al., "Modeling and characterization of long on-chip interconnections for high-performance microprocessors," IBM J. Res. Develop., vol. 39, no. 5, pp. 537-566, Sep. 1995.
8. C.W. Ho, "Theory and computer-aided analysis of lossless transmission lines," IBM J. Res. Develop., vol. 17, no. 5, pp. 249-255, May 1973.
9. A.J. Gruodis, "Transient analysis of uniform resistive transmission lines in a homogeneous medium," IBM J. Res. Develop., vol. 23, no. 6, pp. 537-566, Nov. 1979.
10. A.J. Gruodis and C.S. Chang, "Coupled lossy transmission line characterization and simulation," IBM J. Res. Develop., vol. 25, no. 1, pp. 25-41, Jan. 1981.
11. F.-Y. Chang, "Transient analysis of lossless coupled transmission lines in a nonhomogeneous dielectric medium," IEEE Trans. Microwave Theory Tech., vol. 18, pp. 616-626, Sept. 1970.
12. J.S. Roychowdhury, A.R. Newton, and D.O. Pederson, "An impulse-response-based linear time complexity algorithms for lossy interconnect simulation," in Proc. ICCAD, 1991, pp. 62-65.
13. F.-Y. Chang, "Waveform relaxation analysis of RLCG transmission lines," IEEE Trans. Circuit Syst., vol. 37, pp. 1394-1415, Nov. 1990.
14. _, "Transient simulation of nonuniform coupled lossy transmission lines characterized with frequency-dependent parameters-Part I; Waveform relaxation analysis," IEEE Trans. Circuit Syst. I, vol. 39, pp. 585-603, Aug. 1992.
15. _, "Transient simulation of nonuniform coupled lossy transmission lines characterized with frequency-dependent parameters-Part II; Discrete time analysis," IEEE Trans. Circuit Syst. I, vol. 39, pp. 907-927, Nov. 1992.
16. A.R. Djordjevi'c, T.K. Sarkar, and R.F. Harrington, "Analysis of lossy transmission lines with arbitrary nonlinear terminal networks," IEEE Trans. Microwave Theory Tech., vol. MTT-34, pp. 660-666, June 1986.
17. D. Winkestein, M.B. Steer, and R. Pomerleau, "Simulation of arbitrary transmission line network with nonlinear terminations," IEEE Trans. Circuit Syst., vol. 38, pp. 418-412, Apr. 1991.
18. R.J. Antinone and G.W. Brown, "The modeling of resistive interconnects for integrated circuits," IEEE J. Solid-State Circuits, vol. SC-18, pp. 200-203, Apr. 1983.
19. L.T. Pillage and R.A. Rohrer, "Asymptotic waveform evaluation for timing analysis," IEEE Trans. Computer-Aided Design, vol. 9, pp. 352-368, Apr. 1990.
20. L.M. Silveira, I.M. Elfadel, J.K. White, M. Chilukuri, and K.S. Kundert, "Efficient frequency-domain modeling and circuit simulation of transmission lines," IEEE Trans. Comp., Packag., Manufact., Technol. B, vol. 17, no. 4, pp. 505-513, Nov. 1994.
21. D.B. Kuznetsov and J.E. Schutt-Aine, "Optimal transient simulation of transmission lines," IEEE Trans. Circuit Syst. I, vol. 43, pp. 110-121, Feb. 1996.
22. L.M. Silveira, M. Kamon, and J. White, "Efficient reduced-order modeling of frequency-dependent coupling inductances associated with 3-D interconnect structures," IEEE Trans. Comput., Packaging, Manuf., Technol. B, vol. 19, pp. 283-288, May 1996.
23. R.W. Freund and P. Feldmann, "Reduced-order modeling of large linear subcircuits via a block lanczos algorithm," in Proc. Design Automation Conf., June 1995, pp. 474-479.
24. D.L. Boley, "Krylov space methods on state-space control models," J. Circuits, Syst., Signal Processing, vol. 13, pp. 733-758, May 1994.
25. A. Idabasioglu, M. Celik, and T.L. Pillage, "PRIMA: Passive reduced-order interconnect macromodeling algorithm," IEEE Trans. Computer-Aided Design, pp. 645-654, Aug. 1998.
26. R.W. Freund and P. Feldmann, "Reduced-order modeling of large passive linear circuits by means of the SyPVL algorithm," Proc. ACM/IEEE Int. Conf. Computer-Aided Design, pp. 280-287, Nov. 1996.
27. B. Young, Digital Signal Integrity. Upper Saddle River, NJ: Prentice-Hall, 2001, pp. 1-54.
28. Y.I. Ismail, E.G. Friedman, and J.L. Neves, "Equivalent elmore delay for RLC trees," IEEE Trans. Computer-Aided Design, vol. 19, pp. 83-97, Jan. 2000.
29. Y.C. Can et al., "A new analytical delay and noise model for on-chip RLC interconnect," in Proc. Int. Electronic Device Meeting, 2000, pp. 823-826.
30. J.A. Davis and J.D. Meindl, "Compact distributed RLC interconnect models-Part II: Coupled line transient expressions and peak crosstalk in multi-level networks," IEEE Trans. Electron. Devices, vol. 47, pp. 2078-2087, Nov. 2000.
31. L. Yin and L. He, "An efficient analytical model of coupled on-chip RLC interconnects," in Proc. Asia South Pacific Design Automation Conf., 2001, pp. 385-390.
32. Y. Eo, J. Shim, and W.R. Eisenstadt, "A traveling-wave-based waveform approximation technique for the timing verification of single transmission lines," IEEE Trans. Computer-Aided Design, vol. 21, pp. 723-730, June 2002.
33. H. You and M. Soma, "Crosstalk analysis of interconnect lines and packages in high speed integrated circuits," IEEE Trans. Circuit Syst., vol. 37, pp. 1019-1026, Aug. 1990.
34. L.T. Hwang, D. Nayak, I. Turlik, and A. Resiman, "Thin film pulse propagation analysis using frequency techniques," IEEE Trans. Comp., Hybrids, Manufact. Technol., vol. 14, pp. 192-198, Mar. 1991.
35. K.D. Granzow, Digital Transmission Lines. New York: Oxford Univ. Press, 1998, pp. 133-168.
36. Maxwell Q2D/Q3D Parameter Extractor User's Reference, Ansoft Corp., Pittsburgh, PA, 1999.