An efficient analytical model of coupled on-chip RLC interconnects

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn 2001-January, Issue , 2001, Pages 385-390

  Yin, Liang ^a   He, Lei ^a  

^a Wisconsin Electric Machines and Power Electronics Consortium   (United States)

Author keywords

Analytical models; Circuit simulation; Coupled mode analysis; Coupling circuits; Distributed parameter circuits; Integrated circuit interconnections; RLC circuits; SPICE; Time domain analysis; Transmission lines

Indexed keywords

ANALYTICAL MODELS; CIRCUIT RESONANCE; CIRCUIT SIMULATION; COMPUTER AIDED DESIGN; DESIGN; ELECTRIC LINES; ELECTRIC NETWORK ANALYSIS; INTEGRATED CIRCUIT INTERCONNECTS; LOGIC DESIGN; LOGIC SYNTHESIS; MICROPROCESSOR CHIPS; SPICE; TIME DOMAIN ANALYSIS;

COUPLED TRANSMISSION LINE; COUPLED-MODE ANALYSIS; DISTRIBUTED PARAMETER CIRCUIT; INTEGRATED CIRCUIT INTERCONNECTIONS; RLC CIRCUIT; RLC INTERCONNECTS; TIME DOMAIN RESPONSE; TIME DOMAIN SOLUTION;

COUPLED CIRCUITS;

EID: 84949813192     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2001.913337     Document Type: Conference Paper

References (17)

1. J. Cong, L. He, C. K. Koh, and P. H. Madden, "Performance Optimization of VLSI Interconnect Layout," Integration, Vol. 21, pp. 1-94, 1996.
2. J. Cong, L. He, K. Y. Khoo, C. K. Koh, and Z. Pan, "Interconnect Design for Deep Submicron ICs," ICCAD, pp. 478-485, 1997.
3. Tom Dhaene and Daniel De Zutter, "Selection of Lumped Element Models for Coupled Lossy Transmission Lines", IEEE Transactions on Computer-Aided Design, Vol. 11, No. 7, pp. 805-815, July, 1992.
4. A. R. Djordjevic, T. K. Sarkar and R. F. Harrinton, "Time Domain Response of Multiconductir Transmission Lines", Proc. IEEE, vol. 75, pp. 743-764, June 1987.
5. E. Elmore, "The Transient Response of Damped Linear Network with Particular Regard to Wideband Amplifiers", Journal of Applied Physics, pp. 55-63, Jan, 1948.
6. Y. Gao and D.F. Wong, "Shaping a VLSI Wire to Minimize Delay Using Transmission Line Model", Design Digest of Technical Papers, ACM, New York, pp. 611-616, 1998.
7. K. D. Granzow "Digital Transmission Lines", Oxford University Press, 1998
8. L. He and K. M. Lepak, "Simultaneous shielding insertion and net ordering for capacitive and inductive coupling minimization", ACM/IEEE International Symposium on Physical Design, 2000.
9. L. He and M. Xu, "Characteristics and Modeling for On-Chip Inductive Coupling", Univ. of Wisconsin-Madison Technique Report, ECE-00-01. http://eda.ece.wisc.edu/publications.html
10. Y. I. Ismail, E. G. Friedman and J. L. Neves, "Equivalent Elmore Delay for RLC Trees", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 19, No. 1, Jan 2000.
11. A.B. kahng and S.Muddu, "Optimal Equivalent Circuit for Interconnect Delay Calculations Using Moments", European Design Automation Conference, 1994.
12. B. Krauter, R. Gupta, J. Willis, and L. T. Pileggi, "Transmission Line Synthesis", Design Automation Conference, 1995
13. Tuyen V. Nguyen, "Efficient Simulation of Lossy and Dispersive Transmission Lines" Proceedings of European Design Automation Conference pp. 622-627, 1994
14. J. Rabaey, "Digital Integrated Circuits: A Design Perspective", Prentice Hall, 1996.
15. T. Sakuri, "Closed-form expressions for interconnection delay, coupling, and crosstalk in VLSI's", IEEE Transactions on Electron Devices, vol. 40, pp. 118-124, Jan. 1993.
16. Kevin T. Tang and Eby G. Friedman, "Interconnect Coupling Noises in CMOS VLSI Circuits", ISPD, pp. 48-53, 1999.
17. V. K. Tripathi and J. B. Rettig, "A Spice Model for Multiple Coupled Microstrips and Other Transmission Lines", IEEE Transactions on Microwave Theory and Techniques, Vol. MTT-33, No. 12, pp. 1513-1518, Dec 1985.