Application-specific clustered VLIW datapaths: Early exploration on a parameterized design space

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 21, Issue 8, 2002, Pages 889-903

  Lapinskii, Viktor S ^a,b   Jacome, Margarida F ^a,b   De Veciana, Gustavo A ^a,b  

^a IEEE   (United States)

^b The University of Texas at Austin   (United States)

Author keywords

Application specific processors; Compilers; Custom VLIW datapaths; Design space exploration; Embedded systems; Power optimization

Indexed keywords

APPLICATION-SPECIFIC PROCESSORS;

ALGORITHMS; BANDWIDTH; DATA TRANSFER; EMBEDDED SYSTEMS; OPTIMIZATION;

VERY LONG INSTRUCTION WORD ARCHITECTURE;

EID: 0036683913     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2002.800451     Document Type: Article

References (49)

1. Register organization for media processing
2. Clock rate versus IPC: The end of the road for conventional microarchitectures
3. The multicluster architecture: Reducing cycle time through partitioning
4. High-level synthesis of scalable architectures for IIR filteres using multichip modules
5. Instruction set definition and instruction selection for ASIP's
6. Register assignment through resource classification for ASIP microcode generation
7. Architecture and implementation of a VLIW supercomputer
8. Lx: A technology platform for customizable VLIW embedded processing
9. Parallel media processors for the billion-transistor era
10. Exploring performance tradeoffs for clustered VLIW datapaths
11. Guest editors' introduction: Billion-transistor architectures
12. Code generation for embedded processors
13. Quantitative evaluation of register pressure on software pipelined loops
14. Minimizing register requirements under resource-constrained rate-optimal software pipelining
15. Stage scheduling: A technique to reduce the register requirements of a modulo schedule
16. Hardware selection and clustering in the HYPER synthesis system
17. PHIDEO: High-level synthesis for high throughput applications
18. High-quality operation binding for clustered VLIW datapaths
19. Data and memory optimization techniques for embedded systems
20. An effective software pipelining algorithm for clustered embedded VLIW processors
21. Mediabench: A tool for evaluating and synthesizing multimedia and communications systems
22. Performance speculations - Benchmarks, friend or foe
23. Tri-media CPU64 design space exploration
24. Data-path synthesis of VLIW video signal processors
25. Partitioned register files for VLIWs: A preliminary analysis of tradeoffs
26. Custom-fit processors: Letting applications define architectures
27. An exact methodology for scheduling in a 3D design space
28. Partitioning by regularity extraction
29. Component synthesis from functional descriptions
30. High-level synthesis of nonprogrammable hardware accelerators
31. Automatic architectural synthesis of VLIW and EPIC processors
32. A circuit-driven design methodology for video signal-processing datapath elements
33. Design challenges for new application specific processors