High-quality operation binding for clustered VLIW datapaths

Proceedings - Design Automation Conference

Volumn , Issue , 2001, Pages 702-707

  Lapinskii, V S ^a   Jacome, M F ^a   De Veciana, G A ^a  

^a The University of Texas at Austin   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; DATA FLOW ANALYSIS; DATA TRANSFER; PROGRAM COMPILERS; PROGRAM PROCESSORS;

BINDING ALGORITHMS;

PARALLEL PROCESSING SYSTEMS;

EID: 0034855931     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/378239.379051     Document Type: Conference Paper

References (14)

1. Partitioned register files for VLIWs: A preliminary analysis of tradeoffs
2. Architecture and implementation of a VLIW supercomputer
3. Lx: A technology platform for customizable VLIW embedded processing
4. Distributed modulo scheduling
5. Exploring performance tradeoffs for clustered VLIW datapaths
6. MediaBench: A tool for evaluating and synthesizing multimedia and communications systems
7. Instruction scheduling for clustered VLIW DSPs
8. Effective cluster assignment for modulo scheduling
9. Unified assign and schedule: A new approach to scheduling for clustered register file microarchitectures
10. Force-directed scheduling in automatic data path synthesis
11. Register organization for media processing
12. Instruction scheduling for clustered VLIW architectures