A circuit-driven design methodology for video signal-processing datapath elements

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 7, Issue 2, 1999, Pages 229-240

  Dutta, Santanu ^a,b   Wolf, Wayne ^a,c  

^a IEEE   (United States)

^b NXP SEMICONDUCTORS   (Netherlands)

^c Princeton University   (United States)

Author keywords

Area delay design tradeoffs; DCT; Motion estimation; Multiport register files; Pipelined datapath design; Programmable architectures; Video signal processors; VLSI design methodology

Indexed keywords

COMPUTER ARCHITECTURE; COSINE TRANSFORMS; DIGITAL SIGNAL PROCESSING; MICROPROCESSOR CHIPS; PIPELINE PROCESSING SYSTEMS; VIDEO SIGNAL PROCESSING;

PROGRAMMABLE ARCHITECTURES; VIDEO SIGNAL PROCESSORS (VSP);

VLSI CIRCUITS;

EID: 0032640514     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/92.766750     Document Type: Article

References (19)

1. P. A. Ruetz et al., "A high-performance full-motion video compression chip set," IEEE Trans. Circuits Syst. Video Technol., vol. 2, pp. 111-122, June 1992.
2. G. Eberhard et al., "A realtime image processing chip set," in IEEE Int. Solid-State Circuits Conf., Feb. 1989, pp. 162-163.
3. H. Yamauchi et al., "Architecture and implementation of a highly parallel single-chip video DSP," IEEE Trans. Circuits Syst. Video Technol., vol. 2, pp. 207-220, June 1992.
4. P. Pirsch et al., "VLSI architectures for video compression," Proc. IEEE, vol. 83, pp. 220-246, Feb. 1995.
5. J. Goto et al., "250-MHz BiCMOS super-high-speed video signal processor (S-VSP) ULSI," IEEE J. Solid-State Circuits, vol. 26, pp. 1876-1883, Dec. 1991.
6. B. Case, "First trimedia chip boards PCI bus," Microprocessor Rep., Nov. 1995.
7. Chromatics, Mpact/3000 data sheet, [Online]. Available HTTP: http://www.mpact.com/ tech/index.html
8. S. Dutta, W. Wolf, and A. Wolfe, "VLSI issues in memory-system design for video signal processors," in IEEE Int. Conf. Computer Design, Oct. 1995, pp. 498-503.
9. _, "A methodology to evaluate memory architecture design trade-offs for video signal processors," IEEE Trans. Circuits Syst. Video Technol. vol. 8, pp. 36-53, Feb. 1998.
10. H. Lindkvist and P. Anderson, "Techniques for fast CMOS-based conditional sum adders," in IEEE Int. Conf. Computer Design, Oct. 1994, pp. 626-635.
11. N. Scott, Computer Number Systems & Arithmetic. Englewood Cliffs, NJ: Prentice-Hall, 1985.
12. T. Ohzone et al., "An 8K x 8-bit static MOS RAM fabricated by n-MOS/n-well CMOS technology," IEEE J. Solid-State Circuits, vol. SC-15, pp. 854-861, Oct. 1980.
13. N. Weste and K. Eshraghian, Principles of CMOS VLSI Design. Reading, MA: Addison-Wesley, 1985.
14. K. Yang et al., "A family of VLSI designs for the motion compensation block-matching algorithm," IEEE Trans. Circuits Syst., vol. 36, pp. 1317-1325, Oct. 1989.
15. T. Komarek and P. Pirsch, "Array architectures for block-matching algorithms," IEEE Trans. Circuits Syst., vol. 36, pp. 1301-1308, Oct. 1989.
16. A. N. Netravali and B. G. Haskell, Digital Pictures: Representation and Compression. New York: Plenum, 1988.
17. N. Ahmed, T. Natarajan, and K. Rao, "Discrete cosine transform," IEEE Trans. Comput., vol. C-23, pp. 90-93, Jan. 1974.
18. C. Loeffler, A. Ligtenberg, and G. Moschytz, "Practical fast 1-D DCT algorithms with 11 multiplications," in Int. Conf. Acoust., Speech, Signal Processing, 1989, pp. 988-991.
19. T. Chiang and D. Anastassiou, "Hierarchical coding of digital television," IEEE Commun. Mag., pp. 38-45, May 1994.