Integration of image capture and processing - Beyond single chip digital camera

Proceedings of SPIE - The International Society for Optical Engineering

Volumn 4306, Issue , 2001, Pages 219-226

  Suk Hwan Lim, ^a   El Gamal, A ^a  

^a Stanford University   (United States)

Author keywords

CMOS image sensor; Digital camera; DSP architecture; High speed imaging; Integration

Indexed keywords

CAMERAS; CMOS INTEGRATED CIRCUITS; CONSTRAINT THEORY; DIGITAL IMAGE STORAGE; DIGITAL SIGNAL PROCESSING; IMAGE SEGMENTATION; IMAGE SENSORS; MICROPROCESSOR CHIPS; MOTION ESTIMATION; OPTICAL FLOWS;

HIGH SPEED IMAGING SYSTEMS; SINGLE CHIP DIGITAL CAMERAS;

IMAGE COMPRESSION;

EID: 0034871237     PISSN: 0277786X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1117/12.426958     Document Type: Conference Paper

References (21)

1. A 200mW 3.3V CMOS color camera IC producing 352 × 288 24-b video at 30 frames/s
2. Single-chip 306 × 244 pixel CMOS NTSC video camera and a descenedant coprocessor device
3. Camera on a chip
4. A high speed, 500 frames/s, 1024 × 1024 CMOS active pixel sensor
5. A CMOS image sensor for high speed imaging
6. A 10,000 frame/s 0.18μm CMOS digital pixel sensor with pixel-level memory
7. A CMOS image sensor for focal-plane low-power motion vector estimation
8. A 640 × 512 CMOS image sensor with ultra wide dynamic range floating-point pixel-level ADC
9. CMOS APS with autoscaling and customized wide dynamic range
10. Photocurrent estimation from multiple nondestructive samples in CMOS image sensors
11. Performance of optical flow techniques
12. Estimating motion in image sequences
13. Optical flow estimation using high speed sequence
14. Single-chip image sensors with a digital processor array
15. An embeddable low power SIMD processor bank
16. A pixel-parallel image processor using logic pitch-matched to dynamic memory
17. Low-power parallel video compression architecture for a single-chip digital CMOS camera
18. Deep-submicron microprocessor design issues