High-performance and low-power memory-interface architecture for video processing applications

IEEE Transactions on Circuits and Systems for Video Technology

Volumn 11, Issue 11, 2001, Pages 1160-1170

  Kim, Hansoo ^a   Park, In Cheol ^b  

^a LG Electronics Inc   (South Korea)

^b Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

Author keywords

Advanced memory interface; Array address translation; Low power; MPEG; Regular memory access pattern; Synchronous DRAM; Video processing application

Indexed keywords

ALGORITHMS; BANDWIDTH; CALCULATIONS; DYNAMIC RANDOM ACCESS STORAGE; IMAGE COMPRESSION; ITERATIVE METHODS;

ADVANCED MEMORY INTERFACE; ARRAY ADDRESS-TRANSLATION TECHNIQUE; MEMORY BANDWIDTH; MOVING PICTURES EXPERTS GROUP; SYNCHRONOUS DYNAMIC RANDOM ACCESS MEMORY;

VIDEO SIGNAL PROCESSING;

EID: 0035509949     PISSN: 10518215     EISSN: None     Source Type: Journal    
DOI: 10.1109/76.964782     Document Type: Article

References (15)

1. Program transformation strategies for memory size and power reduction of pseudoregular multimedia subsystems
2. 250 Mbyte/s synchronous DRAM using a 3-stage-pipelined architecture
3. Global communication and memory optimizing transformations for low power signal processing systems
4. Array address translation for SDRAM-based video processing applications
5. Memory organization for improved data cache performance in embedded processors
6. Memory data organization for improved cache performance in embedded processor applications
7. Cache conscious data layout organization for embedded multimedia applications
8. High-level synthesis with synchronous and RAMBUS DRAMs
9. Architecture and memory requirements for stand-alone and hierarchical MPEG2 HDTV-decoders with synchronous DRAMs
10. High performance and cost effective memory architecture for an HDTV decoder LSI
11. Low-power memory mapping through reducing address bus activity
12. How to use SDRAM