Cache conscious data layout organization for embedded multimedia applications

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2001, Pages 686-691

  Kulkarni, C ^a,b   Ghez, C ^a   Miranda, M ^a   Catthoor, F ^b   De Man, H ^a  

^a IMEC   (Belgium)

^b UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

BANDWIDTH OVERHEADS; CACHE-CONSCIOUS; CONFLICT CACHE MISS; DATA LAYOUT ORGANIZATION; EMBEDDED MULTIMEDIA; MULTIMEDIA APPLICATIONS; PERFORMANCE PENALTIES; REALTIME MULTIMEDIA;

EXHIBITIONS; HEURISTIC ALGORITHMS; JAVA PROGRAMMING LANGUAGE;

FILE ORGANIZATION;

EID: 84892806025     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2001.915099     Document Type: Conference Paper

References (21)

1. P. Baglietto, M. Maresca and M. Migliardi, "Image processing on highperformance RISC systems", Proc. of the IEEE, vol. 84, no. 7, pp. 917-929, july 1996.
2. V. Bhaskaran and K. Konstantinides, "Image and Video Compression Standards: Algorithms and Architectures", Kluwer Acad. Publ., Boston, 1995.
3. P. Clauss, B. Meister, "Automatic memory layout transformation to optimize spatial locality in parametrized loop nests", 4th Annual Workshop on Interaction between Compilers and Comp. Arch. (INTERACT- 4), Toulouse, France, Jan 2000.
4. J. Covino, J. Connor, D. Evans, A. Roberts, M. Robillard, J. Sousa, L. Temullo, "A 2ns zero wait state, 32KB semi-associative L1 cache", IEEE Intl Solid Stale Circuits Conference (ISSCC-96), pp. 154-155, 1996.
5. E. De Greef, "Storage size reduction for multimedia applications", Doctoral Dissertation, Dept. of EE, K. U. Leuven, January 1998.
6. F. Catthoor, S. Wuytack, E. De Greef, F. Balasa, L. Nachtergaele, A. Vandecappelle, "Custom Memory Management Methodology - Exploration of Memory Organization for Embedded Multimedia System Design", ISBN 0-7923-8288-9, Kluwer Acad. Publ., Boston, 1998.
7. C. Ghez, M. Miranda, A. Vandecappelle, F. Catthoor, D. Verkest, "Systematic high-level address code transformations for piece-wise linear indexing: illustration on a medical imaging algorithm", Proc. IEEE Wsh. on Signal Processing Systems (SIPS), Lafayette LA, IEEE Press, Oct. 2000.
8. S. Ghosh, M. Martonosi, S. Malik, "Cache Miss Equations: A Compiler Framework for Analyzing and Tuning Memory Behaviour", ACM transactions on Programming Languages and Systems, vol. 21, No. 4, pp. 702-746, July 1999.
9. N. Jouppi, et al., "A 300-MHz 115-W 32-b bipolar ECL microprocessor", In IEEE Journal of solid-state circuits, pp. 1152-1165, Nov. 1993.
10. M. Kandemir, J. Ramanujam, A. Choudhary, "Improving cache locality by a combination of loop and data transformations", IEEE trans, on computers, vol. 48, no. 2, pp. 159-167, 1999.
11. C. Kulkami, F. Catthoor, H. De Man, "Advanced data layout optimization for multimedia applications". Lecture notes in computer science (PDIVM/IPDPS 2000), vol. 1800, pp. 186-193, May 2000.
12. C. Kulkami, F. Catthoor, H. De Man, "Cache optimization for multimedia applications". Doctoral Dissertation, Dept. of EE, K. U. Leuven, February 2001.
13. C. Kulkami, F. Catthoor, H. De Man, "Code transformations for low power caching in embedded multimedia processors, ", Intnl. Parallel Proc. Symp. (lPPS/SPDP), Orlando FL, pp. 292-297, April 1998.
14. D. Kulkami, M. Stumm, "Linear loop transformations in optimizing compilers for parallel machines", The Australian computer journal, pp. 41-50, may 1995.
15. M. Lam, E. Rothberg, M. Wolf, "The cache performance and optimizations of blocked algorithms", In Proc. 6th Intnl. Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-IV), pp. 63-74, Santa Clara, Ca., 1991.
16. N. Manjikian and T. Abdelrahman, "Array data layout for reduction of cache conflicts", Intl. Conference on Parallel and Distributed Computing Systems, 1995.
17. G. L. Nemhauser, L. A. Wolsey, "Integer and Combinatorial Optimization", J. Wiley & Sons, New York, N. Y., 1988.
18. P. R. Panda, N. Dutt, A. Nicolau, "Memory issues in embedded systemson-chip", Kluwer Academic Publishers, Boston, MA, 1999.
19. D. A. Patterson, J. L. Hennessy, "Computer architecture: A quantitative approach", Morgan Kaufmann Publishers Inc., San Francisco, 1996.
20. G. Rivera, C. Tseng, "Compiler optimizations for eliminating cache conflict misses", Technical Report CS-TR-3819, Dept of Computer Science, University of Maryland, July 1997.
21. D. Burger, T. Austin, "The Simplescalar Toolset", Version 2.0, online document available at http://ww.cs.wisc.edu/mscalar/simplescalar.html.