메뉴 건너뛰기




Volumn 48, Issue 10, 2001, Pages 2317-2322

Numerical confirmation of inelastic trap-assisted tunneling (ITAT) as SILC mechanism

Author keywords

Flash; Gated diode; Inelastic tunneling; MOSFET; Oxide breakdown; Percolation; SILC; Stress induced leakage current; Trap assisted tunneling

Indexed keywords

CURRENT VOLTAGE CHARACTERISTICS; ELECTRIC CURRENT MEASUREMENT; ELECTRON TRAPS; ELECTRON TUNNELING; HOLE TRAPS; LEAKAGE CURRENTS; MATHEMATICAL MODELS; MOSFET DEVICES; NUMERICAL METHODS; VOLTAGE MEASUREMENT;

EID: 0035472026     PISSN: 00189383     EISSN: None     Source Type: Journal    
DOI: 10.1109/16.954471     Document Type: Article
Times cited : (12)

References (21)


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.