Challenges in Power-Ground integrity

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers

Volumn , Issue , 2001, Pages 651-654

  Lin, S ^a   Chang, N ^a  

^a Apache Design Solutions Inc   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; ELECTRIC POTENTIAL; ELECTRIC POWER DISTRIBUTION; POWER INTEGRATED CIRCUITS; RESONANCE; SPURIOUS SIGNAL NOISE;

ON-CHIP POWER DISTRIBUTION NETWORKS;

INTEGRATED CIRCUIT MANUFACTURE;

EID: 0035212919     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (19)

1. Resonance and damping in CMOS circuits with on-chip decoupling capacitance
2. System, process, and design implications of a reduced supply voltage microprocessor
3. A 200-MHz 64-b dual-issue CMOS microprocessor
4. Optimization design of reliable IC power networks having general graph topologies
5. Power and ground network topology optimization for cell based VLSI
6. Reliability-constrained area optimization of VLSI power/ground network via sequence of linear programming
7. Fast power/ground network optimization based on equivalent circuit modeling
8. Fast power grid simulation
9. Hierarchical analysis of power distribution networks
10. How to efficiently capture on-chip inductance effect: Introducing a new circuit element K
11. Modeling magnetic coupling for on-chip interconnect
12. Power supply noise analysis methodology for deep-submicron vlsi chip design
13. Model and analysis for combined package and on-chip power grid simulation
14. Inductive noise reduction based on instruction prediction
15. Electromigration failure modes in aluminum metallization for semiconductor devices
16. Design issue for dynamic voltage scaling