A geometric-primitives-based compression scheme for testing systems-on-a-chip

Proceedings of the IEEE VLSI Test Symposium

Volumn , Issue , 2001, Pages 54-59

  El Maleh, A ^a   Al Zahir, S ^a   Khan, E ^a  

^a KING FAHD UNIVERSITY OF PETROLEUM AND MINERALS   (Saudi Arabia)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; BENCHMARKING; COMPUTATIONAL GEOMETRY; DATA COMPRESSION; EMBEDDED SYSTEMS; ENCODING (SYMBOLS); MICROPROCESSOR CHIPS; VECTOR QUANTIZATION;

BENCHMARK CIRCUITS; DECOMPRESSION ALGORITHM; GEOMETRIC PRIMITIVES BASED COMPRESSION SCHEME; HIGH COMPRESSION RATIO; SYSTEM-ON-A-CHIP DESIGN;

BUILT-IN SELF TEST;

EID: 0035015857     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (18)

1. An efficient method for compressing test data
2. Test width compression for built-in self-testing
3. COMPACT: A hybrid method for compression test data
4. Test data compression for system-on-a-chip using Golomb codes
5. Test data decompression for multiple scan designs with boundary scan
6. Bottleneck removal algorithm for dynamic compaction in sequencial circuits
7. Using an embedded processor for efficient deterministic testing of system-on-a-chip
8. Test vector decompression via cyclical scan chains and its application to testing core-based designs
9. Scan vector compression/decompression using statistical coding
10. An embedded core DFT scheme to obtain highly compressed test sets
11. Testing systems on a chip
12. Testing embedded-core based system chips
13. Test set compaction algorithms for combinational circuits
14. SOCRATES: A highly efficient automatic test pattern generation system
15. Test set compaction for combinational circuits
16. COMPACTEST: A method to generate compact test sets for combinational circuits
17. Cost-effective generation of minimal test sets for stuck-at faults in combinational circuits