Dynamic floating body control SOI CMOS for power managed multimedia ULSIs

IEICE Transactions on Electronics

Volumn E84-C, Issue 2, 2001, Pages 253-259

  Morishita, Fukashi ^a   Arimotq, Kazutami ^a   Fujishima, Kazuyasu ^a   Ozaki, Hideyuki ^a  

^a MITSUBISHI ELECTRIC CORPORATION   (Japan)

Author keywords

Body control; Floating body; High speed; Low power; SOI

Indexed keywords

SILICON ON INSULATOR TECHNOLOGY; ULSI CIRCUITS; VOLTAGE CONTROL;

BODY-FLOATING TRANSISTORS;

CMOS INTEGRATED CIRCUITS;

EID: 0034830083     PISSN: 09168524     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (13)

1. M. Yoshimi, H. Hazama, M. Takahashi, S. Kanbayashi, T. Wada, K. Kato, and H. Tango, ''Two-dimensional simulation and measurement of high-performance MOSFET's made on a very thin SOI film," IEEE Trans. Electron Devices, vol.36, no.3, pp.493-498, 1989.
2. J.P. Colinge, "Subthreshold slope of thin-film SOI MOSFET's," IEEE Electron Device Lett., vol.8, pp.24-1-248, 1986.
3. J.C. Strum, K. Tokunaga, and J.P. Colinge, "Increase drain saturation current in ultra thin SOI MOS transistors," IEEE Electron Device Lett., vol.9, no.9, pp.460-465, 1988.
4. S. Mutoh, T. Douseki, Y. Matsuya, T. Aoki, S. Shigematsu, and J. Yamada, "1-V high-speed digital circuit technology with 0.5/im multi-threshold CMOS," IEEE J. Solid-State Circuits, vol.30, no.8, pp.847-854, 1995.
5. F. Assaderaghi, "A dynamic threshold voltage MOSFET (DTMOS) for ultra-low voltage operation," IEDM Tech. Dig., pp.809-812, 1994.
6. Y. Omura and K. Izumi, ''Simplified analysis of bodycontact effect for MOSFET/SOI," IEEE Trans. Electron Devices, vol.35, no.8, pp.1391-1399, 1988.
7. M. Patel, P. Ratnam, and C.A.T. Salama, "A novel body contact for SIMOX based SOI MOSFETs," Solid-State Electronics, vol.34, no.10, pp.1071-1078, 1991.
8. T. Kachi, T. Kaga, S. Wakahara, and D. Hisamoto, "Variable threshold-voltage SOI CMOSFETs with implanted back-gate electrodes for power-managed low-power and high-speed sub-lV ULSIs," Symp. VLSI Tech. Dig., pp.124125, 199G.
9. T. Douseki, S. Shigematsu, Y. Tanabe, M. Harada, H. Inokawa, and T. Tsuchiya, "A 0.5V SIMOX-MTCMOS circuit with 200 ps logic gate," ISSCC Digest of Technical Papers, pp.84-85, 1996.
10. F. Morishita, M. Tsukude, and K. Arimoto, "Dynamic floating body control SOI CMOS for power managed multimedia ULSIs," IEEE Custom Integrated Circuits Conference, pp.263-266, 1997.
11. F. Morishita, K. Suma, M. Hirose, T. Tsuruda, Y. Yamaguchi, T. Eimori, T. Oashi, K. Arimoto, Y. Inoue, and T. Nishimura, "Leakage mechanism due to floating body and countermeasure on dynamic retention mode of SOIDRAM," Symp. VLSI Technology Dig., pp.141-142, 1995.
12. S. Tomishima, F. Morishita, M. Tsukude, T. Yamagata, and K. Arimoto, "A long data retention SOI-DRAM with the body refresh function," Symp. VLSI Circuit Dig., pp.198-199, 1990.
13. K. Suma, T. Tsuruda, H. Hidaka, T. Eimori, T. Oashi, Y. Yamaguchi, T. Iwamatsu, M. Hirose, F. Morishita, K. Arimoto, K. Fujishima, Y. Inouc, T. Nishimura, and T. Yoshihara, "An SOI-DRAM with wide operating voltage range by CMOS/SIMOX technology," IEEE J. Solid-State Circuits, vol.29, no.ll, pp.1323-1329, 1994.