CMOS HDSL2 analog front-end

IEEE Journal of Solid-State Circuits

Volumn 35, Issue 12, 2000, Pages 1964-1975

  Gattani, Amit ^a   Cline, David W ^b   Hurst, Paul J ^c   Mosinskis, Paul M ^b,d  

^a Level One Communications   (United States)

^b Level One Communications   (United States)

^c UNIVERSITY OF CALIFORNIA   (United States)

^d PMC Sierra Inc   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DELTA SIGMA MODULATION; DIGITAL TO ANALOG CONVERSION; SIGNAL TO NOISE RATIO; SWITCHED FILTERS;

TRANSMIT FILTERS;

CMOS INTEGRATED CIRCUITS;

EID: 0034479269     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.890311     Document Type: Article

References (42)

1. "High bit-rate digital subscriber line (HDSL) systems that support DS1 rate access in the copper loop plant," Bellcore, Request for Information RFI 90-03, Mar. 1990.
2. "High bit-rate digital subscriber line - second generation (HDSL2)," Draft American National Standard for Telecommunications, T1E1.4/99-006R5, Aug. 1999.
3. J. Quilici, "HDSL2 overcomes the impairments of the local loop," White Paper, Level One Communications, Inc., Apr. 1999.
4. S. Ling and C. Heegard, "A comparison of FEC techniques for HDSL2," Level One Communications, T1E1 Contribution T1E1.4/97-057, Feb. 1997.
5. G. Zimmerman, "Performance and spectral compatibility of POET PAM and over-CAPped transmission of HDSL2," PairGain Technologies, T1E1 Contribution T1E1.4/97-179, May 1997.
6. H. Takatori, "Spectral shaped transmission for HDSL2," Level One Communications, T1E1 Contribution T1E1.4/97-192, May 1997.
7. J. Girardeau, H. Takatori, M. Rude, and G. Zimmerman, "OPTIS PSD mask and power specification for HDSL2," Level One Communications, ADC Telecommunication, PairGain Technologies, T1E1 Contribution T1E1.4/97-320, Sept. 1997.
8. "Single-pair high speed digital subscriber line (SHDSL) transceivers," Draft G.shdsl ITU Telecommunication Standardization Sector, FI-R15, Jan.-Feb. 2000.
9. A. R. Feldman, B. E. Boser, and P. R. Gray, "A 13-bit 1.4-MS/s sigma - delta modulator for RF baseband channel applications," IEEE J. Solid-State Circuits, vol. 33, pp. 1462-1469, Oct. 1998.
10. S. R. Norsworthy, R. Schreier, and G. C. Temes, Delta - Sigma Data Converters Theory, Design, and Simulation. New York, NY: IEEE Press, 1997, p. 180.
11. R. T. Baird and T. S. Fiez, "Linearity enhancement of multibit DS A/D and D/A converters using data-weighted averaging," IEEE Trans. Circuits Syst. II, vol. 42, pp. 753-762, Dec. 1995.
12. F. Chen and B. H. Leung, "A high-resolution multibit sigma - delta modulator with individual level averaging," IEEE J. Solid-State Circuits, vol. 30, pp. 453-460, Apr. 1995.
13. N. S. Sooch et al., "18-bit stereo D/A converter with integrated digital and analog filters," presented at the 91st Audio Engineering Society Conv., New York, NY, 1991, Preprint no. 3113.
14. K. Bult and G. J. G. M. Geelen, "A fast-settling CMOS opamp for SC circuits with 90-dB dc gain," IEEE J. Solid-State Circuits, vol. 25, pp. 1379-1384, Dec. 1990.
15. D. Senderowicz, S. F. Dreyer, J. H. Huggins, C. F. Rahim, and C. A. Laber, "A family of differential nMOS analog circuits for a PCM codec filter chip," IEEE J. Solid-State Circuits, pp. 1014-1023, Dec. 1982.
16. Y.-M. Lin, B. Kim, and P. R. Gray, "A 13-b 2.5-MHz self-calibrated pipelined A/D converter in 3-μm CMOS,μ IEEE J. Solid-State Circuits, vol. 26, pp. 628-636, Apr. 1991.
17. A. N. Karanicolas, H.-S. Lee, and K. L. Bacrania, μA 15-b 1-Msample/s digitally self-calibrated pipeline ADC," IEEE J. Solid-State Circuits, vol. 28, pp. 1207-1215, Dec. 1993.
18. D. W. Cline and P. R. Gray, "A power optimized 13-b 5 Msamples/s pipelined analog-to-digital converter in 1.2 μm CMOS," IEEE J. Solid-State Circuits, vol. 31, pp. 294-303, Mar. 1996.
19. G.-C. Ahn et al., "A 12-b 10-MHz 250-mW CMOS A/D converter," IEEE J. Solid-State Circuits, vol. 31, pp. 2030-2035, Dec. 1996.
20. S.-U. Kwak, B.-S. Song, and K. Bacrania, "A 15-b 5-Msample/s low spurious CMOS ADC," IEEE. J. Solid-State Circuits, vol. 32, pp. 1866-1875, Dec. 1997.
21. I. E. Opris, L. D. Lewicki, and B. C. Wong, "A single-ended 12-bit 20-Msample/s self-calibrating pipeline A/D converter," IEEE J. Solid-State Circuits, vol. 33, pp. 1898-1903, Dec. 1998.
22. J. M. Ingino and B. A. Wooley, "A continuously calibrated 12-b 10-MS/s 3.3-V A/D converter," IEEE J. Solid-State Circuits, vol. 33, pp. 1920-1931, Dec. 1998.
23. C. Conroy, et al., "A CMOS analog front-end IC for DMT ADSL," in Dig. Tech. Papers ISSCC, 1999, pp. 240-241.
24. R. K. Hester, et al., "CODEC for echo-canceling, full-rate ADSL modems," IEEE J. Solid-State Circuits, vol. 34, pp. 1973-1985, Dec. 1999.
25. L. E. Larson, T. Cataltepe, and G. C. Temes, "Multibit oversampled ΔΣ A/D converter with digital error correction," Electron. Lett., vol. 24, no. 16, pp. 1051-1052, Aug. 1988.
26. R. T. Baird and T. S. Fiez, "Linearity enhancement of multibit ΔΣ A/D and D/A converters using data-weighted averaging," IEEE Trans. Circuits Sys. II, vol. 42, pp. 753-762, Dec. 1995.
27. O. Nys and R. K. Henderson, "A 19-bit low-power multibit sigma - delta ADC based on Daa weighted averaging," IEEE J. Solid-State Circuits, vol. 32, pp. 933-942, July 1997.
28. T. L. Brooks, D. H. Roberston, D. F. Kelly, A. Del Muro, and S. W. Harston, "A cascaded sigma - delta pipeline A/D converter with 1.25-MHz signal bandwidth and 89-dB SNR," IEEE J. Solid-State Circuits, vol. 32, pp. 1896-1906, Dec. 1997.
29. F. Medeiro, B. Perez-Verdu, and A. Rodriguez-Vazquez, "A 13-bit, 2.2-MS/s 55-mW multibit cascade ΣΔ modulator in CMOS 0.7-//m single-poly technology," IEEE J. Solid-State Circuits, vol. 34, pp. 748-760, June 1999.
30. M. Moyal, M. Groepl, and T. Blon, "A 25-kft 768-kb/s CMOS analog front end for multiple-bit-rate DSL transceiver," IEEE J. Solid-State Circuits, vol. 34, pp. 1961-1972, Dec. 1999.
31. S. Au and B. H. Leung, "A 1.95-V, 0.34-mW, 12-b sigma - delta modulator stabilized by local feedback loops," IEEE J. Solid-State Circuits, vol. 32, pp. 321-328, Mar. 1997.
32. A. Yasuda, H. Tanimoto, and T. Iida, "A third-order Δ - Σ modulator using second-order noise-shaping dynamic element matching," IEEE. J. Solid-State Circuits, vol. 33, pp. 1879-1886, Dec. 1998.
33. Y. Geerts, M. Steyaert, and W. Sansen, "A 2.5 Msample/s multibit ΔΣ CMOS ADC with 95-dB SNR," in Dig. Tech. Papers ISSCC, 2000, pp. 336-337.
34. I. Fujimori, et al., "A 90-dB SNR, 2.5-MHZ output rate ADC using cascaded multibit ΔΣ modulation at S× oversampling ratio," in Dig. Tech. Papers ISSCC, 2000, pp. 338-339.
35. Y. Matsuya, et al., "A 16-bit oversampling A-to-D conversion technology using triple-integration noise shaping," IEEE J. Solid-State Circuits, vol. SC-22, pp. 921-929, Dec. 1987.
36. D. B. Ribner, et al., "A third-order multistage sigma-delta modulator with reduced sensitivity to nonidealities," IEEE J. Solid-State Circuits, vol. 26, pp. 1764-1774, Dec. 1991.
37. Z.-Y. Chang, D. Macq, D. Haspeslagh, P. M. P. Spruyt, and B. L. A. G. Goffart, "A CMOS analog front-end circuit for an FDM-based ADSL system," IEEE J. Solid-State Circuits, vol. 30, pp. 1449-1456, Dec. 1995.
38. I. Fujimori, K. Koyama, D. Trager, F. Tam, and L. Longo, "A 5-V single-chip delta - sigma audio A/D converter with 111 dB dynamic range," IEEE J. Solid-State Circuits, vol. 32, pp. 329-336, Mar. 1997.
39. N. Moeneclaey and A. Kaiser, "Design techniques for high resolution current-mode sigma - delta modulators," IEEE J. Solid-State Circuits, vol. 32, pp. 953-958, July 1997.
40. S. Rabii and B. A. Wooley, "A 1.8-V digital-audio sigma - delta modulator in 0.8-μm CMOS," IEEE J. Solid-State Circuits, vol. 32, pp. 783-796, June 1997.
41. A. M. Marques, V. Peluso, M. S. J. Steyaert, and W. Sansen, "A 15-b resolution 2-MHz Nyquist rate ΔΣ ADC in a 1-μm CMOS technology," IEEE J. Solid-State Circuits, vol. 33, pp. 1065-1075, July 1998.
42. A. Feldman, "High-speed low-power sigma - delta modulators for RF baseband channel applications," Ph.D. dissertation, Univ. California, Berkeley, Sept. 1997.