Signal transition time effect on CMOS delay evaluation

IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications

Volumn 47, Issue 9, 2000, Pages 1362-1369

  Auvergne, Daniel ^a   Daga, Jean Michel ^a   Rezzoug, Mustapha ^a  

^a CNRS   (France)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; DELAY CIRCUITS; ELECTRIC INVERTERS; GATES (TRANSISTOR); STEP RESPONSE; SWITCHING CIRCUITS;

DELAY MODELING; SIGNAL TRANSITION TIME EFFECT;

CMOS INTEGRATED CIRCUITS;

EID: 0034262693     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/81.883331     Document Type: Article

References (17)

1. J. R. Burns, ;Switching response of complementary symmetry MOS transistor logic circuits,; RCA Rev., vol. 25, pp. 627-661, 1964.
2. N. Hedenstierna and K. O. Jepson, ;CMOS circuit speed and buffer optimization,; IEEE Trans. Computer-Aided Design, vol. 6, pp. 270-281, Mar. 1987.
3. I. K. Ayman, A. S. Karem, and M. B. Timothy, ;Analytical transient response of CMOS inverters,; IEEE Trans. Circuits Syst, vol. 39, pp. 42-45, 1992.
4. T. Sakurai and A. R. Newton, ;Alpha-power model, and its application to CMOS inverter delay and other formulas,; IEEE J. Solid-State Circuits, vol. 25, pp. 584-594, Apr. 1990.
5. S. Dutta, S. S. M. Shetti, and S. L. Lusky, ;A comprehensive delay model for CMOS inverters,; IEEE J. Solid-State Circuits, vol. 30, pp. 864-871, Aug. 1995.
6. T. Sakurai and A. R. Newton, ;A simple MOSFET model for circuit analysis,; IEEE Trans. Electron Dev., vol. 38, pp. 887-894, Apr. 1991.
7. L. Bisdounis, S. Nikolaidis, and O. Koufopavlou, ;Analytical transient response of propagation delay evaluation of the CMOS inverter for short channel devices,; IEEE J. Solid-State Circuits, vol. 33, pp. 302-306, Feb. 1998.
8. J. M. Daga, S. Turgis, and D. Auvergne, ;Inverter delay modeling for submicrometer CMOS process,; IEE Electron. Lett., vol. 32, Oct. 1996.
9. J. M. Daga and D. Auvergne, ;A comprehensive delay macromodeling for submicron CMOS logics,; IEEE J. Solid-State Circuits, vol. 34, pp. 42-55, 1999.
10. Y. P. Tsividis, Operation and Modeling of the MOS Transistor. New York: McGraw-Hill, 1988.
11. D. Auvergne, D. Deschacht, and M. Robert, ;Explicit formulation of delays in CMOS VLSI,; IEE Electron. Lett., vol. 23, pp. 741-742, 1987.
12. M. Bohr, ;MOS transistors: Scaling and performance trends,; Semiconductor Int., pp. 75-79, June 1995.
13. J.-T. Kong and D. Overhauser, Digital Timing Macromodeling For VLSI Design Verification. Norwell, MA: Kluwer Academic, 1995.
14. F. Dartu, N. Menezes, and L. T. Pileggi, ;Performance computation for precharacterized CMOS gates with RC loads,; IEEE Trans. CAD, vol. 15, pp. 544-553, May 1996.
15. P. Cocchini, G. Piccinini, and M. Zamboni, ;A comprehensive submicrometer MOST delay model and its application to CMOSbuffers,; IEEE J. Solid-State Circuits, vol. 32, pp. 1254-1262, Aug. 1997.
16. L. Bisdounis, S. Nikolaidis, and O. Koufopavlou, ;Propagation delay and short circuit power dissipation modeling of the CMOS inverter,; IEEE Trans. Circuits Syst 1: F, vol. 45, pp. 259-270, Mar. 1998.
17. C. Maxfield, ;Delay effects rule in Deep-Submicron IC's,; Electronic Design, pp. 109-122, June 1995.