Analytical transient response and propagation delay evaluation of the CMOS inverter for short-channel devices

IEEE Journal of Solid-State Circuits

Volumn 33, Issue 2, 1998, Pages 302-306

  Bisdounis, L ^a   Nikolaidis, S ^b   Koufopavlou, O ^a  

^a UNIVERSITY OF PATRAS   (Greece)

^b ARISTOTLE UNIVERSITY OF THESSALONIKI   (Greece)

Author keywords

Circuit transient analysis; Delay effects; Delay estimation; Inverters; Short channel MOSFET's

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; ESTIMATION; MATHEMATICAL TECHNIQUES; MOSFET DEVICES; TRANSIENTS;

DELAY EFFECTS;

ELECTRIC INVERTERS;

EID: 0032002404     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.658636     Document Type: Article

References (13)

1. J. R. Burns, "Switching response of complementary symmetry MOS transistor logic circuits," RCA Rev., vol. 25, pp. 627-661, Dec. 1964.
2. N. Hedenstierna and K. O. Jeppson, "CMOS circuit speed and buffer optimization," IEEE Trans. Computer-Aided Design, vol. CAD-6, pp. 270-281, Mar. 1987.
3. A. I. Kayssi, K. A. Sakallah, and T. M. Burks, "Analytical transient response of CMOS inverters," IEEE Trans. Circuits Syst.-I, vol. 39, pp. 42-45, Jan. 1992.
4. H. Shichman and D. A. Hodges, "Modeling and simulation of insulated-gate field-effect transistor switching circuits," IEEE J. Solid-State Circuits, vol. SC-3, pp. 285-289, Sept. 1968.
5. K. O. Jeppson, "Modeling the influence of the transistor gain ratio, and the input-to-output coupling capacitance on the CMOS inverter delay," IEEE J. Solid-State Circuits, vol. 29, pp. 646-654, June 1994.
6. A. Nabavi-Lishi and N. C. Rumin, "Simultaneous delay and maximum current calculation in CMOS gates," IEE Electron. Lett., vol. 28, pp. 682-684, Mar. 1992.
7. T. Sakurai and A. R. Newton, "Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas," IEEE J. Solid-State Circuits, vol. 25, pp. 584-594, Apr. 1990.
8. _, "Delay analysis of series-connected MOSFET circuits," IEEE J. Solid-State Circuits, vol. 26, pp. 122-131, Feb. 1991.
9. S. Dutta, S. S. M. Shetti, and S. L. Lusky, "A comprehensive delay model for CMOS inverters," IEEE J. Solid-State Circuits, vol. 30, pp. 864-871, Aug. 1995.
10. S. H. K. Embabi and R. Damodaran, "Delay models for CMOS, BiCMOS, BiNMOS circuits and their applications for timing simulations," IEEE Trans. Computer-Aided Design, vol. 13, pp. 1132-1142, Sept. 1994.
11. N. H. E. Weste and K. Eshraghian, Principles of CMOS VLSI Design: A Systems Perspective. New York: McGraw-Hill, pp. 183-191, 1993.
12. M. R. Spiegel, Mathematical Handbook of Formulas and Tables. New York: McGraw-Hill, p. 110, 1968.
13. A. Nabavi-Lishi and N. C. Rumin, "Inverter models of CMOS gates for supply current and delay evaluation," IEEE Trans. Computer-Aided Design, vol. 13, pp. 1271-1279, Oct. 1994.