A wide-band tuning system for fully integrated satellite receivers

IEEE Journal of Solid-State Circuits

Volumn 33, Issue 7, 1998, Pages 987-997

  Vaucher, Cicero ^a,b   Kasperkovitz, Dieter ^a,c  

^a PHILIPS RESEARCH LABORATORIES   (Netherlands)

^b FEDERAL UNIVERSITY OF RIO GRANDE DO SUL   (Brazil)

^c VIENNA UNIVERSITY OF TECHNOLOGY   (Austria)

Author keywords

Frequency synthesizers; Phase frequency detectors; Phase locked loops; Programmable frequency dividers; Satellite communication; Very large scale integration

Indexed keywords

BANDWIDTH; DETECTOR CIRCUITS; FREQUENCY DIVIDING CIRCUITS; FREQUENCY SYNTHESIZERS; PHASE LOCKED LOOPS; SPURIOUS SIGNAL NOISE; TRANSISTORS; TUNING; VARIABLE FREQUENCY OSCILLATORS; VLSI CIRCUITS;

PHASE FREQUENCY DETECTORS;

TELEVISION RECEIVERS;

EID: 0032122773     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.701238     Document Type: Article

References (21)

1. A. A. Abidi, "Direct-conversion radio transceivers for digital communications," in IEEE ISSCC Dig. Tech. Papers, 1995, pp. 186-187.
2. J. F. Wilson et al., "A single-chip VHF and UHF receiver for radio paging," IEEE J. Solid-State Circuits, vol. 26, pp. 1944-1950, Dec. 1991.
3. P. Baltus and A. Tombeur, "DECT zero IF receiver front end," in Analog Circuit Design, W. Sansen et al., Eds. Norwell, MA: Kluwer, 1994.
4. A. K. Hadjizada et al., "TV and TVSAT mixer-oscillator PLL IC," IEEE Trans. Consumer Electron., vol. 41, pp. 942-945, Aug. 1995.
5. J. D. v.d. Tang and D. Kasperkovitz, "A 0.9-2.2 GHz monolithic quadrature mixer-oscillator for direct conversion satellite receivers," in IEEE ISSCC Dig. Tech. Papers, 1997, pp. 88-89.
6. EUTELSAT, Earth Station Standard EESS 500, issue 3, p. 16, Aug. 30, 1996.
7. U. L. Ronde, Digital PLL Frequency Synthesizers (Theory and Design). Englewood Cliffs, NJ: Prentice-Hall. 1983.
8. W. P. Robins, Phase Noise in Signal Sources (Theory and Applications), 2nd ed. London, U.K.: IEE Telecommun. Ser. 9, 1996.
9. V. F. Kroupa, "Noise properties of PLL systems," IEEE Trans. Commun., vol. COM-30, pp. 2244-2552, Oct. 1982.
10. C. S. Vaucher, "Synthesizer architectures," in Analog Circuit Design, R. J. van de Plassche et al., Eds. Norwell, MA: Kluwer, 1997.
11. W. G. Kasperkovitz and H. H. M. Vereijken, "Receiver having PLL frequency synthesizer with RC loop filter," U.S. Philips Corp., U.S. Patent 5 221 911, 1993.
12. Y. Akazawa et al., "Low power 1 GHz frequency synthesizer LSI's," IEEE J. Solid-State Circuits, vol. SC-18, pp. 115-121, Jan. 1983.
13. C. Choy et al., "A BiCMOS programmable frequency divider," IEEE Trans. Circuits Syst. II, vol. 19, pp. 147-154, Mar. 1992.
14. N.-H. Sheng et al., "A high-speed multimodulus HBT prescaler for frequency synthesizer applications," IEEE J. Solid-State Circuits, vol. 26, pp. 1362-1367, Oct. 1991.
15. W. G. Kasperkovitz, "Digital shift register," U.S. Philips Corp., U.S. Patent 5 113 419, 1992.
16. J. D. Hatchett and A. S. Olesin, "Linearized digital phase and frequency detector," Motorola, Inc., U.S. Patent 4 378 509, 1983.
17. D. A. Byrd et al., "Digital phase comparator/charge pump with zero deadband and minimum offset," National Semiconductor Corp., U.S. Patent 4 814 726, 1989.
18. J.S. Irwin and D. F. Moeller, "Phase locked loop having a charge pump with reset," Motorola, Inc., U.S. Patent 5 095 287, 1992.
19. A. Pottbaecker et al, "A SI phase and frequency detector IC for clock extraction up to 8 Gb/s," IEEE J. Solid-State Circuits, vol. 27, pp. 1747-1751, Dec. 1992.
20. A. Hill and J. Surber, "The PLL dead zone and how to avoid it," RF Design, pp. 131-134, Mar. 1992.
21. M. Soyuer and R. G. Meyer, "Frequency limitations of a conventional phase-frequency detector," IEEE J. Solid-State Circuits, vol. 25, pp. 1019-1022, Aug. 1990.