An ultralow power CMOS/SIMOX programmable counter LSI

IEEE Journal of Solid-State Circuits

Volumn 32, Issue 10, 1997, Pages 1582-1587

  Kado, Y ^a   Ohno, T ^a   Harada, M ^a   Deguchi, K ^a   Tsuchiya, T ^a  

^a NTT CORPORATION   (Japan)

Author keywords

CMOS; Low power; Low voltage; PLL; Prescalar; SIMOX; SOI

Indexed keywords

CMOS INTEGRATED CIRCUITS; FREQUENCY SYNTHESIZERS; PHASE LOCKED LOOPS; SEMICONDUCTOR DEVICE STRUCTURES; SILICON ON INSULATOR TECHNOLOGY; THIN FILMS;

GATE OXIDE CAPACITANCE; JUNCTION CAPACITANCE; ULTRATHIN FILM SILICON ON INSULATOR DEVICE STRUCTURE; WIRING CAPACITANCE;

LSI CIRCUITS;

EID: 0031258096     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.634669     Document Type: Article

References (11)

1. H. Oyamatsu, M. Kinugawa, and M. Kakumu, "Design methodology of deep submicron CMOS devices for 1-V operation," in Symp. VLSI Dig. Tech. Papers, 1993, pp. 89-90.
2. S. Inaba, T. Mizuno, M. Iwase, M. Takahashi, H. Niiyama, H. Hazama, M. Yoshimi, and A. Toriumi, "Inverter performance of 0.10-μm CMOS operating at room temperature," IEEE Trans. Electron Devices, vol. 41, pp. 2399-2404, 1994.
3. Y. Kado, Y. Okazaki, M. Suzuki, and T. Kobayashi, "3.2-GHz 0.2-μm gate CMOS 1/8 dynamic frequency divider," Electron. Lett., vol. 26, no. 20, pp. 1684-1685, 1990.
4. H.-I. Cong, J. Andrews, D. Boulin, S.-C. Fang, S. Hillenius, and J. Michejda, "Multigigahertz CMOS dual-modulus prescalar IC," IEEE J. Solid-State Circuits, vol. SC-23, no. 5, pp. 1189-1194, 1988.
5. A. Dunlop, T. Gabara, and W. Fischer, "A 9-Gbit/s bandwith multiplexer/demultiplexer CMOS chip," in Symp. VLSI Circuits Dig. Tech. Papers, 1992, pp. 68-69.
6. S. Nakashima and K. Izumi, "Practical reduction of dislocation density in SIMOX wafers," Electron. Lett., vol. 26, no. 20, pp. 1647-1649, 1990.
7. T. Ohno, Y. Kado, M. Harada, and T. Tsuchiya, "Experimental 0.25-μm CMOS process with novel isolation technique for ultra-thin-film fully-depleted SIMOX devices," IEEE Trans. Electron Devices, vol. 42, no. 8, pp. 1481-1486, 1995.
8. K. Huehne, D. Moeller, K. Stierman, and D. Stofa, "A single-chip, 1.2-GHz, PLL frequency synthesizer using reduced capacitance, dual gate, BiCMOS technology," in Proc. CICC, 1992, pp. 24.3.1-24.3.5.
9. S. Saito, H. Suzuki, T. Akiyama, K. Nonaka, T. Yamauchi, and H. Ichikawa, "A high-speed & low-voltage PLL frequency synthesizer LSI using Bi-CMOS technology," IEICE Japan Tech. Rep., vol. ICD 88-69, pp. 43-47, 1988.
10. Y. Kado, M. Suzuki, K. Koike, Y. Omura, and K. Izumi, "A 1-GHz/0.9-mW CMOS/SIMOX divide-by-128/129 dual-modulus prescaler using a divide-by-2/3 synchronous counter," IEEE J. Solid-State Circuits, vol. 28, no. 4, pp. 513-517, 1993.
11. Y. Kado, T. Ohno, M. Harada, K. Deguchi, and T. Tsuchiya, "Enhanced performance of multi-GHz PLL LSI's using sub-1/4-micron gate ultra thin-film CMOS/SIMOX technology with synchrotron X-ray lithography," in Tech. Dig. IEEE Int. Electron Devices Meeting, 1993, pp. 243-245.