Cell-Based Fully Integrated CMOS Frequency Synthesizers

IEEE Journal of Solid-State Circuits

Volumn 29, Issue 3, 1994, Pages 271-279

  Garg, Nitin ^a   Bayer, Martin ^a   Chomicz, Thecla ^a   James, Frederick ^a   McEntarfer, Philip ^a   Porter, Jeff ^a  

^a MOTOROLA INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER CIRCUITS; FREQUENCY SYNTHESIZERS;

CLOCK SYNTHESIZERS; FEEDBACK COUNTERS; PHASE NOISE;

CMOS INTEGRATED CIRCUITS;

EID: 0028385043     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/4.278348     Document Type: Article

References (10)

1. R. F. Bitting et al., “A 30-128MHz frequency synthesizer standard cell,” in Proc. IEEE 1992 Custom Integrated Circuits Conf., pp. 24.1.1-24.1.6.
2. R. Shariatdoust et al., “A low jitter 5 MHz to 180 MHz clock synthesizer for video graphics,” in Proc. IEEE 1992 Custom Integrated Circuits Conf., pp. 24.2.1-24.1.5.
3. R. E. Best, Phase-Locked Loops Theory, Design, & Applications. New York: McGraw-Hill, 1984, p. 8.
4. D. H. Wolaver, Phase-Locked Loop Circuit Design. Englewood Cliffs, NJ: Prentice-Hall, 1991.
5. F. M. Gardner, “Charge-pump phase-lock loops,” IEEE Trans. Commun., vol. COM-28, pp. 1849-1858, Nov. 1980.
6. F. M. Gardner,, Phaselock Techniques, 2nd ed. New York: Wiley, 1979.
7. B. Kim, D. N. Helman, and P. R. Gray, “A 30-MHz hybrid analog/digital clock recovery circuit in 2-µm CMOS,” IEEE J. Solid-State Circuits, vol. 25, pp. 1385-1394, Dec. 1990.
8. I. A. Young, J. K. Greason, and K. L. Wong, “A PLL clock generator with 5 to 110 MHz of lock range for microprocessors,” IEEE J. Solid-State Circuits, vol. 27, pp. 1599-1607, Nov. 1992.
9. A. Blanchard, Phase-Locked Loops: Application to Coherent Receiver Design, reprint ed. FL: Krieger, 1992.
10. R. Gregorian and G. Temes, Analog MOS Integrated Circuits for Signal Processing. New York: Wiley, 1986.