-
1
-
-
0030871507
-
Scaling down and reliability problems of gigabit CMOS circuits
-
Jan.
-
W. H. Krautschneider, A. Kohlhase, and H. Terletzki, "Scaling down and reliability problems of gigabit CMOS circuits," Microelectron. Reliab., vol. 37, pp. 19-31, Jan. 1997.
-
(1997)
Microelectron. Reliab.
, vol.37
, pp. 19-31
-
-
Krautschneider, W.H.1
Kohlhase, A.2
Terletzki, H.3
-
2
-
-
0029715043
-
Limitations and challenges of multi-gigabit DRAM circuits
-
June
-
K. Itoh, Y. Nakagome, S. Kimura, and T. Watanabe, "Limitations and challenges of multi-gigabit DRAM circuits," in Symp. VLSI Circuits Dig. Tech. Papers, June 1996, pp. 2-5.
-
(1996)
Symp. VLSI Circuits Dig. Tech. Papers
, pp. 2-5
-
-
Itoh, K.1
Nakagome, Y.2
Kimura, S.3
Watanabe, T.4
-
3
-
-
0026116571
-
New DRAM pricing trends: The Bi rule
-
Mar.
-
Y. Tarui and T. Tarui, "New DRAM pricing trends: the Bi rule," IEEE Circuits Devices Mag., vol. 7, pp. 44-49, Mar. 1991.
-
(1991)
IEEE Circuits Devices Mag.
, vol.7
, pp. 44-49
-
-
Tarui, Y.1
Tarui, T.2
-
4
-
-
0030287774
-
A 32-bank 1 Gb self-strobing synchronous DRAM with 1 Gbytes/s bandwidth
-
Nov.
-
J.-H. Yoo, C.-H. Kim, K.-C. Lee, K.-H. Kyung, S.-M. Yoo, J.-H. Lee, M.-H. Son, J.-M. Han, B.-M. Kang, E. Haq, S.-B. Lee, J.-H. Sim, J,-H. Kim, B.-S. Moon, K.-Y. Kim, J.-G. Park, K.-P. Lee, K.-Y. Lee, K.-N. Kim, S.-I. Cho, J.-W. Park, and H.-K. Lim, "A 32-bank 1 Gb self-strobing synchronous DRAM with 1 Gbytes/s bandwidth," IEEE J. Solid-State Circuits, vol. 31, pp. 1635-1642, Nov. 1996.
-
(1996)
IEEE J. Solid-State Circuits
, vol.31
, pp. 1635-1642
-
-
Yoo, J.-H.1
Kim, C.-H.2
Lee, K.-C.3
Kyung, K.-H.4
Yoo, S.-M.5
Lee, J.-H.6
Son, M.-H.7
Han, J.-M.8
Kang, B.-M.9
Haq, E.10
Lee, S.-B.11
Sim, J.-H.12
Kim, J.-H.13
Moon, B.-S.14
Kim, K.-Y.15
Park, J.-G.16
Lee, K.-P.17
Lee, K.-Y.18
Kim, K.-N.19
Cho, S.-I.20
Park, J.-W.21
Lim, H.-K.22
more..
-
5
-
-
0030082103
-
A 1.6 Gb/s data-rate 1 Gb synchronous DRAM with hierarchical square-shaped memory block and distributed bank architecture
-
Feb.
-
Y. Nitta, N. Sakashita, K. Shimomura, F. Okuda, H. Shimano, S. Yamakawa, M. Tsukude, K. Arimoto, S. Komori, K. Kyuma, A. Yasuoka, and H. Abe, "A 1.6 Gb/s data-rate 1 Gb synchronous DRAM with hierarchical square-shaped memory block and distributed bank architecture," in ISSCC Dig. Tech. Papers, Feb. 1996, pp. 376-377.
-
(1996)
ISSCC Dig. Tech. Papers
, pp. 376-377
-
-
Nitta, Y.1
Sakashita, N.2
Shimomura, K.3
Okuda, F.4
Shimano, H.5
Yamakawa, S.6
Tsukude, M.7
Arimoto, K.8
Komori, S.9
Kyuma, K.10
Yasuoka, A.11
Abe, H.12
-
6
-
-
0024610684
-
Twisted bit-line architecture for multi-megabit DRAM's
-
Feb.
-
H. Hidaka, F. Fujishima, Y. Matsuda, M. Asakura, and T. Yoshihara, "Twisted bit-line architecture for multi-megabit DRAM's," IEEE J. Solid-State Circuits, vol. 24, pp. 21-28, Feb. 1989.
-
(1989)
IEEE J. Solid-State Circuits
, vol.24
, pp. 21-28
-
-
Hidaka, H.1
Fujishima, F.2
Matsuda, Y.3
Asakura, M.4
Yoshihara, T.5
-
7
-
-
0024136904
-
An experimental 16-Mbit DRAM with transposed data-line structure
-
Feb.
-
M. Aoki, M. Horiguchi, and K. Itoh, "An experimental 16-Mbit DRAM with transposed data-line structure," in ISSCC Dig. Tech. Papers, Feb. 1988, pp. 250-251.
-
(1988)
ISSCC Dig. Tech. Papers
, pp. 250-251
-
-
Aoki, M.1
Horiguchi, M.2
Itoh, K.3
-
9
-
-
0025541518
-
Word line coupling noise reduction techniques for scaled DRAM's
-
June
-
D.-S. Min, D.-I. Seo, J. You, S. Cho, D. Chin, and Y. E. Park, "Word line coupling noise reduction techniques for scaled DRAM's," in Symp. VLSI Circuits Dig. Tech. Papers. June 1990, pp. 81-82.
-
(1990)
Symp. VLSI Circuits Dig. Tech. Papers
, pp. 81-82
-
-
Min, D.-S.1
Seo, D.-I.2
You, J.3
Cho, S.4
Chin, D.5
Park, Y.E.6
-
10
-
-
0019076066
-
A 5 V-only 64 K dynamic RAM based on high S/N design
-
Oct.
-
H. Masuda, R. Hori, Y. Kamigaki, K. Itoh, H. Kawamoto, and H. Katto, "A 5 V-only 64 K dynamic RAM based on high S/N design," IEEE J. Solid-State Circuits, vol. SC-15, pp. 846-853, Oct. 1980.
-
(1980)
IEEE J. Solid-State Circuits
, vol.SC-15
, pp. 846-853
-
-
Masuda, H.1
Hori, R.2
Kamigaki, Y.3
Itoh, K.4
Kawamoto, H.5
Katto, H.6
-
11
-
-
0024718443
-
cc precharge and its reduction using a transposed amplifier
-
Aug.
-
cc precharge and its reduction using a transposed amplifier," IEEE J. Solid-State Circuits, vol. 24, pp. 889-897, Aug. 1989.
-
(1989)
IEEE J. Solid-State Circuits
, vol.24
, pp. 889-897
-
-
Aoki, M.1
Ikenaga, S.2
Nakagome, Y.3
Horiguchi, M.4
Kawase, Y.5
Kawamoto, Y.6
Itoh, K.7
-
12
-
-
0022288987
-
Scaled bit-line capacitance analysis using a three dimensional simulation
-
May
-
M. Yoshida, T. Takeshima, and M. Takada, "Scaled bit-line capacitance analysis using a three dimensional simulation," in Symp. VLSI Technology Dig. Tech. Papers, May 1985, pp. 66-67.
-
(1985)
Symp. VLSI Technology Dig. Tech. Papers
, pp. 66-67
-
-
Yoshida, M.1
Takeshima, T.2
Takada, M.3
-
13
-
-
0344613208
-
3-D capacitance simulation of DRAM data-line and its application to data-line coupling noise evaluation
-
S. Ikenaga, "3-D capacitance simulation of DRAM data-line and its application to data-line coupling noise evaluation," in Conf. Rec. IEICE Japan. 1987, pp. 164-168.
-
(1987)
Conf. Rec. IEICE Japan
, pp. 164-168
-
-
Ikenaga, S.1
-
14
-
-
0030393775
-
3D GIPER: Global interconnect parameter extractor for fullchip global critical path analysis
-
Dec.
-
S. Y. Oh, K. Okasaki, J. Moll, O. S. Nakagawa, K. Rahmat, and N. Chang, "3D GIPER: Global interconnect parameter extractor for fullchip global critical path analysis," in IEDM Tech. Dig., Dec. 1996, pp. 615-618.
-
(1996)
IEDM Tech. Dig.
, pp. 615-618
-
-
Oh, S.Y.1
Okasaki, K.2
Moll, J.3
Nakagawa, O.S.4
Rahmat, K.5
Chang, N.6
-
15
-
-
0024175093
-
A new stacked capacitor DRAM cell characterized by a storage capacitor on a bit-line structure
-
Dec.
-
S. Kimura, "A new stacked capacitor DRAM cell characterized by a storage capacitor on a bit-line structure," in IEDM Tech. Dig., Dec. 1988, pp. 596-599.
-
(1988)
IEDM Tech. Dig.
, pp. 596-599
-
-
Kimura, S.1
-
16
-
-
0032028617
-
DRAM technology perspective for gigabit era
-
Mar.
-
K. Kim, C. Hwang, and J. Lee, "DRAM technology perspective for gigabit era," IEEE Trans. Electron Devices, vol. 45, pp. 598-608, Mar. 1998.
-
(1998)
IEEE Trans. Electron Devices
, vol.45
, pp. 598-608
-
-
Kim, K.1
Hwang, C.2
Lee, J.3
-
17
-
-
0025382935
-
The stabilized reference-line technique for scaled DRAM's
-
Feb.
-
N. Tsuchida, K. Oowaki, M. Ohta, D. Takashima, S. Watanabe, K. Ohuchi, and F. Masuoka, "The stabilized reference-line technique for scaled DRAM's," IEEE J. Solid-State Circuits, vol. 25, pp. 24-30, Feb. 1990.
-
(1990)
IEEE J. Solid-State Circuits
, vol.25
, pp. 24-30
-
-
Tsuchida, N.1
Oowaki, K.2
Ohta, M.3
Takashima, D.4
Watanabe, S.5
Ohuchi, K.6
Masuoka, F.7
-
18
-
-
0031655618
-
2 4 and 8 bank SDRAM with single-sided stitched WL architecture
-
Feb.
-
2 4 and 8 bank SDRAM with single-sided stitched WL architecture," in ISSCC Dig. Tech. Papers, Feb. 1998, pp. 78-79.
-
(1998)
ISSCC Dig. Tech. Papers
, pp. 78-79
-
-
Kirihata, T.1
Gall, M.2
Hosokawa, K.3
Dortu, J.-M.4
Wong, H.5
Pfefferl, P.6
Ji, B.L.7
Weinfurtner, O.8
DeBrosse, J.K.9
Terletzki, H.10
Selz, M.11
Ellis, W.12
Wordeman, M.R.13
Kiehl, O.14
-
19
-
-
0029407022
-
An experimental 220-MHz 1-Gb DRAM with a distributed-column-control architecture
-
Nov.
-
T. Sakata, M. Horiguchi, T. Sekiguchi, S. Ueda, H. Tanaka, E. Yamasaki, Y. Nakagome, M. Aoki, T. Kaga, M. Ohkura, R. Nagai, F. Murai, T. Tanaka, S. Iijima, N. Yokoyama, Y. Gotoh, K. Shoji, T. Kisu, H. Yamashita, T. Nishida, and E. Takeda, "An experimental 220-MHz 1-Gb DRAM with a distributed-column-control architecture," IEEE J. Solid-State Circuits, vol. 30, pp. 1165-1172, Nov. 1995.
-
(1995)
IEEE J. Solid-State Circuits
, vol.30
, pp. 1165-1172
-
-
Sakata, T.1
Horiguchi, M.2
Sekiguchi, T.3
Ueda, S.4
Tanaka, H.5
Yamasaki, E.6
Nakagome, Y.7
Aoki, M.8
Kaga, T.9
Ohkura, M.10
Nagai, R.11
Murai, F.12
Tanaka, T.13
Iijima, S.14
Yokoyama, N.15
Gotoh, Y.16
Shoji, K.17
Kisu, T.18
Yamashita, H.19
Nishida, T.20
Takeda, E.21
more..
-
20
-
-
0028603897
-
A 200 MHz 16 Mbit synchronous DRAM with block access mode
-
May
-
F. Fujiwara, H. Kikukawa, K. Matsuyama, M. Agata, S. Iwanari, M. Fukumoto, T. Yamada, S. Okada, and T. Fujita, "A 200 MHz 16 Mbit synchronous DRAM with block access mode," in Symp. VLSI Circuits, Dig. Tech. Papers, May 1994, pp. 79-80.
-
(1994)
Symp. VLSI Circuits, Dig. Tech. Papers
, pp. 79-80
-
-
Fujiwara, F.1
Kikukawa, H.2
Matsuyama, K.3
Agata, M.4
Iwanari, S.5
Fukumoto, M.6
Yamada, T.7
Okada, S.8
Fujita, T.9
|