Wavesched: A novel scheduling technique for control-flow intensive designs

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 18, Issue 5, 1999, Pages 505-523

  Lakshminarayana, Ganesh ^a,b   Khouri, Kamal S ^a,b   Jha, Niraj K ^a,b  

^a NEC LABORATORIES AMERICA   (United States)

^b PRINCETON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; BENCHMARKING; CONCURRENCY CONTROL; ITERATIVE METHODS; OPTIMIZATION; SCHEDULING;

CONTROL-FLOW INTENSIVE DESIGN;

INTEGRATED CIRCUIT MANUFACTURE;

EID: 0032627685     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/43.759064     Document Type: Article

References (31)

1. D.D. Gajski, N. Dutt, A. Wu, and S. Lin, High-Level Synthesis: Introduction to Chip and System Design. Boston, MA: Kluwer Academic, 1992.
2. W. Wolf, A. Takach, C. Huang, and R. Mano, "The Princeton university behavioral synthesis system," in Proc. Design Automation Conf., June 1992, pp. 182-187.
3. D. Ku and G. De Micheli, "Relative scheduling under timing constraints," IEEE Trans. Computer-Aided Design, vol. 11, pp. 696-718, June 1992.
4. R. Camposano, "Path-based scheduling for synthesis," IEEE Trans. Computer-Aided Design, vol. 10, pp. 85-93, Jan. 1991.
5. S. Bhattacharya, S. Dey, and F. Brglez, "Performance analysis and optimization of schedules for conditional and loop-intensive specifications," in Proc. Design Automation Conf., June 1994, pp. 491-196.
6. R. Bergamaschi, S. Raje, I. Nair, and L. Trevillyan, "Control-flow versus data-flow scheduling: Combining both approaches in an adaptive scheduling system," IEEE Trans. Very Large Scale Integration Syst., vol. 5, pp. 82-100, Mar. 1997.
7. Y. Fann, M. Rim, and R. Jain, "Global scheduling for high-level synthesis applications," in Proc. Design Automation Conf., June 1994, pp. 542-546.
8. S. Amellal and B. Kaminska, "Functional synthesis of digital systems with TASS," IEEE Trans. Computer-Aided Design, vol. 13, pp. 537-552, May 1994.
9. T. Kim, N. Yonezawa, J.W.S. Liu, and C.L. Liu, "A scheduling algorithm for conditional resource sharing-A hierarchical reduction approach," IEEE Trans. Computer-Aided Design, vol. 13, pp. 425-138, Apr. 1994.
10. K. Wakabayashi and T. Yoshimura, "A resource sharing and control synthesis method for conditional branches," in Proc. Int. Conf. Computer-Aided Design, Nov. 1989, pp. 62-65.
11. A. Aiken, A. Nikolau, and S. Novack, "Resource-constrained software pipelining," IEEE Trans. Parallel Distrib. Syst., vol. 6, pp. 1248-1269, Dec. 1995.
12. D.M. Lavery and W.W. Hwu, "Modulo scheduling of loops in control-flow intensive nonnumeric programs," in Proc. Int. Symp. Microarchitecture, Dec. 1996, pp. 126-137.
13. B.R. Rau and J.A. Fisher, "Instruction-level parallel processing: History, overview, and perspective," J. Supercomputing, vol. 7, pp. 9-50, July 1993.
14. G. Goossens, J. Vanderwalle, and H. De Man, "Loop optimization in register-transfer scheduling for DSP systems," in Proc. Design Automation Conf., June 1989, pp. 826-831.
15. C.-T. Hwang, Y.-C Hsu, and Y.-L. Lin, "PLS: Scheduler for pipeline synthesis," IEEE Trans. Computer-Aided Design, vol. 12, pp. 1279-1286, Sept. 1993.
16. S. Bakshi and D.D. Gajski, "Loop optimization in register-transfer scheduling for DSP systems," in Proc. Int. Conf. Computer Aided Design, Nov. 1994, pp. 312-316.
17. C. Wang and K.K. Parhi, "High-level DSP synthesis using concurrent transformations, scheduling, and allocation," IEEE Trans. ComputerAided Design, vol. 14, pp. 274-295, Mar. 1995.
18. C.N. Coelho and G. De Micheli, "Dynamic scheduling and synchronization of concurrent digital systems under system level constraints," in Proc. Int. Conf. Computer-Aided Design, Nov. 1994, pp. 176-181.
19. I. Radivojevic and F. Brewer, "Symbolic techniques for optimal scheduling," presented at Synthesis and Simulation Meeting and Int. Interchange, Oct. 1993.
20. T.-Y. Yen and W. Wolf, "Optimal scheduling of finite state machines," in Proc. Int. Conf. Computer Design, Oct. 1993, pp. 366-369.
21. G. Lakshminarayana and N.K. Jha, "FACT: A framework for the application of throughput and power optimizing transformations to control-flow intensive behavioral descriptions," in Proc. Design Automation Conf., June 1998, pp. 102-107.
22. G. Lakshminarayana, A. Raghunathan, and N.K. Jha, "Incorporating speculative execution into scheduling for control-flow intensive behaviors," in Proc. Design Automation Conf., June 1998, pp. 108-113.
23. G. Lakshminarayana, K.S. Khouri, and N.K. Jha, "Wavesched: A novel scheduling algorithm for control-flow intensive behaviors," Princeton Univ., Princeton, NJ, Tech. Rep. CE-J97-001, 1997.
24. J. Grode and J. Madsen, "Resource considerations during parallel scheduling of large control flow dominated applications," presented at Int. Conference on VLSI & CAD, 1995.
25. M. Wolfe, High Performance Compilers for Parallel Computing. Menlo Park, CA: Addison-Wesley, 1996.
26. F.F. Hsu, E.M. Rudnick, and J.H. Patel, "Enhancing high level control-flow for improved testability," in Proc. Int. Conf. ComputerAided Design, Nov. 1996, pp. 322-329.
27. A.C. Parker, J.T. Pizzaro, and M. Mlinar, "MAHA: A program for datapath synthesis," in Proc. Design Automation Conf., June 1986, pp. 461-66.
28. A.P. Chandrakasan, M. Potkonjak, J. Rabaey, and R.W. Brodersen, "HYPER-LP: A system for power minimization using architectural transformations," in Proc. Int. Conf. Computer-Aided Design, Nov. 1992, pp. 300-303.
29. J.L. Hennessy and D.A. Patterson, Computer Architecture: A Quantitative Approach. Palo Alto, CA: Morgan-Kaufmann, 1990.
30. P.G. Paulin and J.P. Knight, "Force-directed scheduling for behavioral synthesis of ASIC's," IEEE Trans. Computer-Aided Design, vol. 8, pp. 661-679, June 1989.
31. R. Sedgewick, Algorithms in C++. Menlo Park, CA: Addison-Wesley, 1992.